參數(shù)資料
型號(hào)： EPF8452AQC160-4
廠商： Altera
文件頁(yè)數(shù)： 27/62頁(yè)
文件大?。?/td> 0K
描述： IC FLEX 8000A FPGA 4K 160-PQFP
產(chǎn)品培訓(xùn)模塊： Three Reasons to Use FPGA's in Industrial Designs
標(biāo)準(zhǔn)包裝： 72
系列： FLEX 8000
LAB/CLB數(shù)： 42
邏輯元件/單元數(shù)： 336
輸入/輸出數(shù)： 120
門(mén)數(shù)： 4000
電源電壓： 4.75 V ~ 5.25 V
安裝類(lèi)型： 表面貼裝
工作溫度： 0°C ~ 85°C
封裝/外殼： 160-BQFP
供應(yīng)商設(shè)備封裝： 160-PQFP（28x28）
產(chǎn)品目錄頁(yè)面： 602 (CN2011-ZH PDF)
其它名稱： 544-2259
Altera Corporation
33
FLEX 8000 Programmable Logic Device Family Data Sheet
FL
EX
800
0
3
Table 17. FLEX 8000 Internal Timing Parameters
Symbol
Parameter
t IOD
IOE register data delay
t IOC
IOE register control signal delay
t IOE
Output enable delay
t IOCO
IOE register clock-to-output delay
t IOCOMB
IOE combinatorial delay
t IOSU
IOE register setup time before clock; IOE register recovery time after asynchronous clear
t IOH
IOE register hold time after clock
t IOCLR
IOE register clear delay
t IN
Input pad and buffer delay
t OD1
Output buffer and pad delay, slow slew rate = off, VCCIO = 5.0 V C1 = 35 pF (2)
t OD2
Output buffer and pad delay, slow slew rate = off, VCCIO = 3.3 V C1 = 35 pF (2)
t OD3
Output buffer and pad delay, slow slew rate = on, C1 = 35 pF (3)
t XZ
Output buffer disable delay, C1 = 5 pF
t ZX1
Output buffer enable delay, slow slew rate = off, VCCIO = 5.0 V, C1 = 35 pF (2)
t ZX2
Output buffer enable delay, slow slew rate = off, VCCIO = 3.3 V, C1 = 35 pF (2)
t ZX3
Output buffer enable delay, slow slew rate = on, C1 = 35 pF (3)
Table 18. FLEX 8000 LE Timing Parameters
Symbol
Parameter
t LUT
LUT delay for data-in
t CLUT
LUT delay for carry-in
t RLUT
LUT delay for LE register feedback
t GATE
Cascade gate delay
t CASC
Cascade chain routing delay
t CICO
Carry-in to carry-out delay
t CGEN
Data-in to carry-out delay
t CGENR
LE register feedback to carry-out delay
t C
LE register control signal delay
t CH
LE register clock high time
t CL
LE register clock low time
t CO
LE register clock-to-output delay
t COMB
Combinatorial delay
t SU
LE register setup time before clock; LE register recovery time after asynchronous preset, clear, or
load
t H
LE register hold time after clock
t PRE
LE register preset delay
t CLR
LE register clear delay
相關(guān)PDF資料
PDF描述
6-5174215-5 CONN D-PLUG FEM SCKT 20POS VERT
VJ1206A820KBAAT4X CAP CER 82PF 50V 10% NP0 1206
EEC08DRYS-S734 CONN EDGECARD 16POS DIP .100 SLD
VJ1206A820JBEAT4X CAP CER 82PF 500V 5% NP0 1206
LT3599EFE#PBF IC LED DRVR WHITE BCKLGT 28TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EPF8452AQC160-4N 制造商:Altera Corporation 功能描述:FPGA FLEX 8000 Family 4K Gates 336 Cells 125MHz CMOS Technology 5V 160-Pin PQFP
EPF8452AQC160-5 制造商:Altera Corporation 功能描述:Field-Programmable Gate Array, 336 Cell, 160 Pin, Plastic, QFP
EPF8452AQC160-6 制造商:Altera Corporation 功能描述:
EPF8452AQI160-3 制造商:Altera Corporation 功能描述:Field-Programmable Gate Array, 336 Cell, 160 Pin, Plastic, QFP
EPF8452ATC100-2 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*