- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97926 > EPF10K200S Programmable Logic PDF資料下載
參數(shù)資料
| 型號： | EPF10K200S |
| 英文描述： | Programmable Logic |
| 中文描述： | 可編程邏輯 |
| 文件頁數(shù)： | 42/138頁 |
| 文件大?。?/td> | 2116K |
| 代理商： | EPF10K200S |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當前第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁
136
Altera Corporation
FLEX 10K Embedded Programmable Logic Family Data Sheet
Notes to tables:
(1)
All pins that are not listed are user I/O pins.
(2)
This pin is a dedicated pin; it is not available as a user I/O pin.
(3)
This pin can be used as a user I/O pin if it is not used for its device-wide or configuration function.
(4)
This pin can be used as a user I/O pin after configuration.
(5)
This pin is tri-stated in user mode.
(6)
The optional JTAG pin TRST is not used in the 100-pin or 144-pin TQFP package.
(7)
To maintain pin compatibility when transferring to the EPF10K10 or EPF10K10A device from any other device in
the 208-pin PQFP or 256-pin FineLine BGA package, do not use these pins as user I/O pins.
(8)
The user I/O pin count includes dedicated input pins, dedicated clock pins, and all I/O pins.
(9)
To maintain pin compatibility when transferring to the EPF10K30 device from any other device in the 356-pin BGA
or 484-pin FineLine BGA package, do not use these pins as user I/O pins.
(10) To maintain pin compatibility when transferring to the EPF10K50V device from any other device in the 484-pin
FineLine BGA package, do not use these pins as user I/O pins.
(11) To maintain pin compatibility when transferring from the EPF10K100 to the EPF10K70 in the 503-pin PGA package,
do not use these pins as user I/O pins.
(12) This pin shows the status of the ClockLock and ClockBoost circuitry. When the ClockLock and ClockBoost circuitry
are locked to the incoming clock and generate an internal clock, LOCK is driven high. LOCK remains high if a periodic
clock stops clocking. The LOCK function is optional; if the LOCK output is not used, this pin is a user I/O pin.
(13) This pin drives the ClockLock and ClockBoost circuitry.
(14) This pin is the power or ground for the ClockLock and ClockBoost circuitry. To ensure noise resistance, the power
and ground supply to the ClockLock and ClockBoost circuitry should be isolated from the power and ground to the
rest of the device.
(15) To maintain pin compatibility when transferring to the EPF10K100A device from another device in the 600-pin BGA
package, do not use these pins as user I/O pins.
No Connect (N.C.)
–
D1, D2, D3, E1, E3,
E4, E32, F1, F2, F3,
F4, G1, G2, G3, G4,
G5, H5, D33, D34,
D35, E33, E34, E35,
F32, F33, F34, G31,
G32, G33, G34, G35,
H31, AB31, AB32,
AB33, AB34, AC31,
AC32, AC33, AC34,
AC35, AD31, AD32,
AD33, AD34, AE33,
AE34, AE35, AH5,
AJ2, AJ3, AJ4, AJ5,
AK1, AK2, AK3, AK4,
AK5, AL1, AL2, AL4,
AM1, AM2, AM3
–
Total User I/O Pins
406
470
406
470
Table 122. FLEX 10K Pin-Outs (Part 3 of 3)
Note (1)
Pin Name
503-Pin PGA
EPF10K100
599-Pin PGA
EPF10K130V
EPF10K250A
600-Pin BGA
EPF10K100A
600-Pin BGA
EPF10K130V
EPF10K250A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EPF10K130EFC484-3 | Field Programmable Gate Array (FPGA) |
| EPF10K130EFC672-1 | Field Programmable Gate Array (FPGA) |
| EPF10K130EFC672-1X | Field Programmable Gate Array (FPGA) |
| EPF10K130EFC672-2 | Field Programmable Gate Array (FPGA) |
| EPF10K200EBC600-2 | Field Programmable Gate Array (FPGA) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EPF10K200SBC356-1 | 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Flex 10K 1248 LABs 274 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| EPF10K200SBC356-1X | 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Flex 10K 1248 LABs 274 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| EPF10K200SBC356-2 | 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Flex 10K 1248 LABs 274 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| EPF10K200SBC356-2X | 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Flex 10K 1248 LABs 274 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| EPF10K200SBC356-3 | 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Flex 10K 1248 LABs 274 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256 |
發(fā)布緊急采購，3分鐘左右您將得到回復。