參數(shù)資料
型號(hào): EP2AGX95EF35I3
廠商: Altera
文件頁(yè)數(shù): 29/90頁(yè)
文件大?。?/td> 0K
描述: IC ARRIA II GX FPGA 95K 1152FBGA
標(biāo)準(zhǔn)包裝: 3
系列: Arria II GX
LAB/CLB數(shù): 3747
邏輯元件/單元數(shù): 89178
RAM 位總計(jì): 6839296
輸入/輸出數(shù): 452
電源電壓: 0.87 V ~ 0.93 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 1152-BBGA
供應(yīng)商設(shè)備封裝: 1152-FBGA(27x27)
Ch
ap
te
r
1:
De
vice
Da
ta
sh
e
tfo
r
Arria
II
De
vice
s
1–2
7
Switc
h
ing
C
h
ar
acter
istics
Dec
ember
2013
Alte
ra
Cor
p
oration
A
Digital reset
pulse width
Minimum is 2 parallel clock cycles
Notes to Table 1–34:
(1) For AC-coupled links, the on-chip biasing circuit is switched off before and during configuration. Ensure that input specifications are not violated during this period.
(2) The rise/fall time is specified from 20% to 80%.
(3) To calculate the REFCLK rms phase jitter requirement at reference clock frequencies other than 100 MHz, use the following formula:
REFCLK rms phase jitter at f (MHz) = REFCLK rms phase jitter at 100 MHz * 100/f.
(4) The minimum reconfig_clk frequency is 2.5 MHz if the transceiver channel is configured in Transmitter only mode. The minimum reconfig_clk frequency is 37.5 MHz if the transceiver channel is
configured in Receiver only or Receiver and Transmitter mode. For more information, refer to AN 558: Implementing Dynamic Reconfiguration in Arria II Devices.
(5) If your design uses more than one dynamic reconfiguration controller instances (altgx_reconfig) to control the transceiver channels (altgx) physically located on the same side of the device, and if
you use different reconfig_clk sources for these altgx_reconfig instances, the delta time between any two of these reconfig_clk sources becoming stable must not exceed the maximum
specification listed.
(6) The device cannot tolerate prolonged operation at this absolute maximum.
(7) You must use the 1.1-V RX VICM setting if the input serial data standard is LVDS and the link is DC-coupled.
(8) The rate matcher supports only up to ±300 parts per million (ppm).
(9) Time taken to rx_pll_locked goes high from rx_analogreset de-assertion. Refer to Figure 1–1.
(10) The time in which the CDR must be kept in lock-to-reference mode after rx_pll_locked goes high and before rx_locktodata is asserted in manual mode. Refer to Figure 1–1.
(11) The time taken to recover valid data after the rx_locktodata signal is asserted in manual mode. Refer to Figure 1–1.
(12) The time taken to recover valid data after the rx_freqlocked signal goes high in automatic mode. Refer to Figure 1–2.
(13) To support data rates lower than the minimum specification through oversampling, use the CDR in LTR mode only.
Table 1–34. Transceiver Specifications for Arria II GX Devices (Note 1) (Part 7 of 7)
Symbol/
Description
Condition
I3
C4
C5 and I5
C6
Unit
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
相關(guān)PDF資料
PDF描述
EP2AGX95EF29I3 IC ARRIA II GX FPGA 95K 780FBGA
IDT71V3556S100PFG8 IC SRAM 4MBIT 100MHZ 100TQFP
EP2AGX65DF25I3 IC ARRIA II GX FPGA 65K 572FBGA
EP2AGX45DF29I3 IC ARRIA II GX FPGA 45K 780FBGA
IDT7164S20TPGI IC SRAM 64KBIT 20NS 28DIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP2AGX95EF35I3N 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 FPGA - Arria II GX 3747 LABs 452 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2AGX95EF35I5 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 FPGA - Arria II GX 3747 LABs 452 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2AGX95EF35I5ES 制造商:Altera Corporation 功能描述:FPGA Arria
EP2AGX95EF35I5N 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 FPGA - Arria II GX 3747 LABs 452 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2AGXF35NAH 制造商:Altera Corporation 功能描述: