參數(shù)資料
型號(hào)： EP1M120FC484-5
廠商： ALTERA CORP
元件分類： PLD
英文描述： LOADABLE PLD, PBGA484
封裝： 23 X 23 MM, 1 MM PITCH, FINE LINE, BGA-484
文件頁數(shù)： 9/84頁
文件大?。?/td> 936K
代理商： EP1M120FC484-5
Altera Corporation
17
Preliminary Information
Mercury Programmable Logic Device Family Data Sheet
Development
13
Tools
Figure 7. Mercury LE
Notes:
(1)
FastLUT interconnect uses data4 input.
(2)
LAB carry-out can only be generated by LE 4 and/or LE 10.
Each LE’s programmable register can be configured for D, T, JK, or SR
operation. The register’s clock, clock enable, and clear control signals can
be driven by global signals, general-purpose I/O pins, or any internal
logic. For combinatorial functions, the register is bypassed and the output
of the LUT drives directly to the outputs of the LE.
Each LE has four data inputs that can drive the internal LUT. One of these
inputs has a shorter delay than the others, improving overall LE
performance. This input is chosen automatically by the Quartus II
software as appropriate.
labclk1
labclk2
labclr
labpre
Carry-In1
Carry-In0
LAB Carry-In
Clock &
Clock Enable
Select
LAB Carry-Out (2)
Carry-Out1
Carry-Out0
Look-Up
Table
(LUT)
Carry
Chain
to Local, Row, and
Column Routing
to Local, Row, and
Column Routing
Programmable
Register
PRN
CLRN
DQ
ENA
Register Bypass
Packed
Register Select
Chip-Wide
Reset
labclkena1
labclkena2
Synchronous
Load and
Clear Logic
LAB-wide
Synchronous
Load
LAB-wide
Synchronous
Clear
Asynchronous
Clear/Preset/
Load Logic
data1
data2
data3
data4 (1)
FastLUT
Routing to next LE
LE Clock
Enable
相關(guān)PDF資料
PDF描述
EP20K100BC196-1 LOADABLE PLD, PBGA196
EP20K100BC196-2 LOADABLE PLD, PBGA196
EP20K100BC196-3 LOADABLE PLD, PBGA196
EP20K100BI196-1 LOADABLE PLD, PBGA196
EP20K100BI196-2 LOADABLE PLD, PBGA196
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP1M350 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:1. Enhanced Configuration Devices (EPC4, EPC8, and EPC16) Data Sheet
EP1M350F780C5 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 FPGA - MERCURY 1440 LABs 486 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP1M350F780C6 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 FPGA - MERCURY 1440 LABs 486 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP1M350F780C7 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 FPGA - MERCURY 1440 LABs 486 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP1M350F780I6 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 FPGA - MERCURY 1440 LABs 486 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*