- 您現在的位置：買賣IC網 > PDF目錄362657 > ELANSC400-100AC (ADVANCED MICRO DEVICES INC) Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers PDF資料下載
參數資料
| 型號： | ELANSC400-100AC |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers |
| 中文描述： | 32-BIT, FLASH, 100 MHz, MICROCONTROLLER, PBGA292 |
| 封裝： | PLASTIC, BGA-292 |
| 文件頁數： | 65/132頁 |
| 文件大?。?/td> | 2400K |
| 代理商： | ELANSC400-100AC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁當前第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁
élanSC400 and élanSC410 Microcontrollers Data Sheet
65
VL_BRDY
I
Local Bus Burst Ready
is asserted by the VL-bus target to indicate that it is terminating the
current burst transfer. The chip samples this signal on the rising edge of VL_LCLK.
VL_BRDY should be asserted for one VL_LCLK period per burst transfer. If VL_LRDY is
asserted at the same time as VL_BRDY, VL_BRDY is ignored and the VL-bus transfer is
terminated.
Local Bus Data/Code Status
is driven Low to indicate that code is being transferred. A High
on this signal indicates that data is being transferred.
Local Bus Memory/I/O Status
is driven Low to indicate an I/O transfer. A High on this signal
indicates a memory transfer.
Local Bus Write/Read Status
is driven Low to indicate a read transfer. A High on this signal
indicates a write.
VL_D/C
VL_M/IO
VL_W/R
O
O
O
VL_LCLK
O
Local Bus Clock
is the VL-bus clock. It is used by the VL-bus target for all timing references.
This signal is in phase with the internal CPU’s clock input.
(Rising Edge Active)
Local Bus Device Select
is asserted by the VL-bus target to indicate that it is accepting the
current transfer as indicated by the address and status lines. The VL-bus target asserts this
signal as a function of the address and status presented on the bus.
Local Bus Ready
is asserted by the VL-bus target to indicate that it is terminating the current
bus cycle. This signal is sampled by the chip on the rising edge of VL_LCLK.
Local Bus Reset
is the VL-bus master reset. It is controlled with CSC index 14h[4].
VL_LDEV
I
VL_LRDY
I
VL_RST
Power Management
ACIN
O
I
AC Supply Active
indicates to the system that it is being powered from an AC source. When
asserted, this signal can disable power management functions (if configured to do so).
Battery Low Detects
indicate to the chip the current status of the system’s primary battery
pack. BL0–BL2 can indicate various conditions of the battery as conditions change. These
inputs can be used to force the system into one of the power saving modes when activated
(Low-going Edge).
Latched Battery Low Detect 2
can be driven Low and latched on the low-going edge of the
BL2 input to indicate to the system that the chip has been forced into the Suspend mode by
a battery dead indication from the BL2 signal. It is cleared by one of the “all clear” indicators
that allow the system to resume after a battery dead indication.
Suspend/Resume Operation:
When the chip is in Hyper-Speed, High-Speed, Low-Speed,
or Standby mode, a software-configurable edge on this pin can cause the internal logic to
enter Suspend mode. When in Suspend, a software-configurable edge on this pin can cause
the chip to enter the High-Speed or Low-Speed mode. The choice of edge is configured using
the SUS_RES Pin Configuration Register at CSC index 50h.
BL2–BL0
I
LBL2
O
SUS_RES
I
Table 19.
Signal Description Table (Continued)
Signal
Type
Description
Bus Cycle Initiated
Interrupt Acknowledge
Halt/Special Cycle
I/O Read
I/O Write
Code Read
Reserved
Memory Read
Memory Write
VL_M/IO
0
0
0
0
1
1
1
1
VL_D/C
0
0
1
1
0
0
1
1
VL_W/R
0
1
0
1
0
1
0
1
相關PDF資料 |
PDF描述 |
|---|---|
| ELANSC520 | Microcontroller |
| ELC-10PR | HIGH-DENSITY SIGNAL CONDITIONERS 10-PACK PULSE SCALER |
| ELFC | AM Ladder Filters for Surface Mounting |
| ELFC455D | AM Ladder Filters for Surface Mounting |
| ELFC455E | AM Ladder Filters for Surface Mounting |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ELANSC400-100AI | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers |
| ELANSC400-33AC | 制造商:Advanced Micro Devices 功能描述:MCU 16-Bit/32-Bit Elan CISC ROMLess 3.3V 292-Pin BGA |
| ELANSC400-33AC-REVA3 | 制造商:Advanced Micro Devices 功能描述:MCU 16-Bit/32-Bit Elan CISC ROMLess 3.3V 292-Pin BGA |
| ELANSC400-33AI | 制造商:Advanced Micro Devices 功能描述:MCU 32-bit Elan RISC ROMLess 3.3V 292-Pin BGA |
| ELANSC400-33AIAD | 制造商:Advanced Micro Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。