參數(shù)資料
型號(hào): ELANSC400-100AC
廠商: ADVANCED MICRO DEVICES INC
元件分類: 微控制器/微處理器
英文描述: Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers
中文描述: 32-BIT, FLASH, 100 MHz, MICROCONTROLLER, PBGA292
封裝: PLASTIC, BGA-292
文件頁(yè)數(shù): 20/132頁(yè)
文件大小: 2400K
代理商: ELANSC400-100AC
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)當(dāng)前第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)
20
élanSC400 and élanSC410 Microcontrollers Data Sheet
ISA Bus Interface For External ISA Peripherals
The ISA interface consists of a subset of ISA-compati-
ble bus signals, allowing for the connection of 8- or
16-bit devices supporting ISA-compatible I/O, memory,
and DMA cycles. The following features are supported:
I
8.2944-MHz maximum bus clock speed
I
Programmable DMA clock speed up to 16 MHz
I
8-bit and 16-bit ISA I/O and memory cycles (ISA
memory is non-cacheable)
I
Direct connection to 3- or 5-volt peripherals
Eight programmable IRQ input signals are available.
These interrupts can be routed via software to any
available PC/AT-compatible interrupt channel.
Two programmable DMA channels are available for ex-
ternal DMA peripherals. These DMA channels can be
routed to software to any available ISA DMA channel.
VESA Local (VL) Bus Interface Supports 32-Bit
Memory and I/O Targets
The VESA local (VL) bus controller provides the sig-
nals and associated timing necessary to support a sin-
gle VESA compliant VL-bus target. Multiple VL-bus
targets can be supported using external circuitry to
allow multiple VL devices to share the VL_LDEV sig-
nal. This allows the élanSC400 and élanSC410 micro-
controllers to operate as a normal VL-bus motherboard
controller, in accordance with the
VL-Bus Standard 2.0
.
On the élanSC400 microcontroller, the VL-bus is
available only when the internal graphics controller is
disabled.
The microcontroller’s VL-bus controller includes the
following features:
I
33-MHz operation at 3.3 V
I
32-bit data bus
I
Burst-mode transfers
I
Register control of local bus reset
VESA bus mastering and DMA transfers to and from
the VL-bus target are not supported. VL memory is
non-cacheable.
SYSTEM CONSIDERATIONS
Figure 1 shows the élanSC400 microcontroller as it
might be used in a minimal system design.
Figure 2 and Figure 3 show more complex system de-
signs for each microcontroller and the features that are
traded for others because of pin multiplexing.
I
The élanSC400 and élanSC410 microcontrollers
support a maximum of 4 banks of 32-bit DRAM, but
because the RAS and CAS signals for the high
word and for banks 2 and 3 are traded for keyboard
row signals, the minimum system would have one
or two banks of DRAM (either Bank 0 or Bank 1)
populated with 16-bit DRAMs. The MA12 signal for
asymmetrical support is also traded with a keyboard
row signal.
I
Because the VL-bus and the graphics controller
share control signals on the élanSC400 microcon-
troller, use of the internal graphics controller is
traded with having an external VL-bus on that mi-
crocontroller.
I
If either 32-bit DRAMs, 32-bit ROMs, or the VL-bus
is enabled, the internal graphics controller on the
élanSC400 microcontroller is unavailable because
of internal design constraints.
I
The élanSC400 and élanSC410 microcontrollers
provide an absolute minimum of dedicated ISA con-
trol signals. Any additional ISA controls are traded
with GPIOs or keyboard rows and columns.
I
The SD buffer shares control signals with some of
the GPIOs. This buffer controls the high word of the
D data bus (D31–D16). Note that using the SD
buffer is optional. The high word of the D data bus
can be hooked up directly to devices that want the
SD data bus (SD15–SD0). Buffering aids in voltage
translation or isolation for heavy loading.
I
The R32BFOE signal buffers the high word of the D
data bus (D31–D16) for 32-bit ROMs. The control
signal associated with the ROM32 buffer is shared
with a keyboard row.
I
On the élanSC400 microcontroller, the parallel port
is traded for PC Card Socket B. It requires an exter-
nal buffer and latch.
I
The serial and infrared ports share the same inter-
nal UART. Real-time switching between the two is
supported; however, only one port is available at
any given time.
I
ROMCS2 is not connected to a dedicated pin. Soft-
ware can enable and map it to any of the 15
GPIO_CS signals.
相關(guān)PDF資料
PDF描述
ELANSC520 Microcontroller
ELC-10PR HIGH-DENSITY SIGNAL CONDITIONERS 10-PACK PULSE SCALER
ELFC AM Ladder Filters for Surface Mounting
ELFC455D AM Ladder Filters for Surface Mounting
ELFC455E AM Ladder Filters for Surface Mounting
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ELANSC400-100AI 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers
ELANSC400-33AC 制造商:Advanced Micro Devices 功能描述:MCU 16-Bit/32-Bit Elan CISC ROMLess 3.3V 292-Pin BGA
ELANSC400-33AC-REVA3 制造商:Advanced Micro Devices 功能描述:MCU 16-Bit/32-Bit Elan CISC ROMLess 3.3V 292-Pin BGA
ELANSC400-33AI 制造商:Advanced Micro Devices 功能描述:MCU 32-bit Elan RISC ROMLess 3.3V 292-Pin BGA
ELANSC400-33AIAD 制造商:Advanced Micro Devices 功能描述: