參數(shù)資料
型號(hào): ELANSC400-100AC
廠商: ADVANCED MICRO DEVICES INC
元件分類: 微控制器/微處理器
英文描述: Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers
中文描述: 32-BIT, FLASH, 100 MHz, MICROCONTROLLER, PBGA292
封裝: PLASTIC, BGA-292
文件頁(yè)數(shù): 62/132頁(yè)
文件大?。?/td> 2400K
代理商: ELANSC400-100AC
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)當(dāng)前第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)
62
élanSC400 and élanSC410 Microcontrollers Data Sheet
SIGNAL DESCRIPTIONS
The descriptions in Table 19 are organized in
alphabetical order within the functional group listed here.
I
System Interface on page 62
I
Configuration Pins on page 63
I
Memory Interface on page 64
I
VL-Bus Interface on page 64
I
Power Management on page 65
I
Clocks on page 66
I
Parallel Port on page 66
I
Serial Port on page 66
I
Keyboard Interfaces on page 67
I
General-Purpose Input/Output on page 67
I
Serial Infrared Port on page 67
I
PC Card Controller (élanSC400 Microcontroller
Only) on page 67
I
LCD Graphics Controller (élanSC400 Microcontrol-
ler Only) on page 68
I
Boundary Scan Test Interface on page 69
I
Reset and Power on page 69
Table 19.
Signal Description Table
Signal
System Interface
AEN
Type
Description
O
DMA Address Enable
indicates that the current address active on the SA25–SA0 address
bus is a memory address, and that the current cycle is a DMA cycle. All I/O devices should
use this signal in decoding their I/O addresses, and should not respond when this signal is
asserted. When AEN is asserted, the PDACK1– PDACK0 signals are used to select the
appropriate I/O device for the DMA transfer. AEN is also asserted when a DMA cycle is
occurring internal to the chip.
On the élanSC400 microcontroller, AEN is also asserted for all accesses to the PC Card I/O
space to prevent ISA devices from responding to the IOR/IOW signal assertions because
these signals are shared between the PC Card and ISA interfaces.
Bus Address Latch Enable
is driven at the beginning of an ISA bus cycle with a valid
address. This signal can be used by external devices to latch the address for the current
cycle. BALE is also asserted for all accesses to the PC Card interfaces (memory or I/O)
(élanSC400 microcontroller only) and all DMA cycles. This prevents an ISA device from
responding to a cycle based on a previously latched address.
Data Buffer Output Enable
controls the output enable on the external transceiver required
to drive the peripheral data bus in local bus and 32-bit DRAM modes.
High Byte Data Buffer Direction Control
controls direction of data flow through the external
transceiver required to drive the peripheral data bus in local bus and 32-bit DRAM mode. This
is the control signal for the upper 8 bits of the data bus.
Low Byte Data Buffer Direction Control
controls direction of data flow through the external
transceiver required to drive the peripheral data bus in local bus and 32-bit DRAM mode. This
is the control signal for the lower 8 bits of the data bus.
I/O Channel Ready
should be driven by open-drain devices. When pulled Low during an ISA
access, wait states are inserted in the current cycle. This pin has an internal weak pullup that
should be supplemented by a stronger external pullup (usually 4.7 K
to 1 K
) for faster rise
time.
I/O Chip Select 16:
The targeted I/O device drives this signal active early in the cycle to
request a 16-bit transfer.
I/O Read Command
indicates that the current cycle is a read from the currently addressed
I/O device. When this signal is asserted, the selected I/O device can drive data onto the data
bus. This signal is also shared with the PC Card interface on the élanSC400 microcontroller.
I/O Write Command
indicates that the current cycle is a write to the currently addressed
I/O device. When this signal is asserted, the selected I/O device can latch data from the data
bus. This signal is also shared with the PC Card interface on the élanSC400 microcontroller.
Memory Chip Select
16
indicates to the ISA control logic that the targeted memory device
is a 16-bit-wide device.
BALE
O
DBUFOE
O
DBUFRDH
O
DBUFRDL
O
IOCHRDY
STI
PU
IOCS16
I
IOR
O
IOW
O
MCS16
I
相關(guān)PDF資料
PDF描述
ELANSC520 Microcontroller
ELC-10PR HIGH-DENSITY SIGNAL CONDITIONERS 10-PACK PULSE SCALER
ELFC AM Ladder Filters for Surface Mounting
ELFC455D AM Ladder Filters for Surface Mounting
ELFC455E AM Ladder Filters for Surface Mounting
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ELANSC400-100AI 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers
ELANSC400-33AC 制造商:Advanced Micro Devices 功能描述:MCU 16-Bit/32-Bit Elan CISC ROMLess 3.3V 292-Pin BGA
ELANSC400-33AC-REVA3 制造商:Advanced Micro Devices 功能描述:MCU 16-Bit/32-Bit Elan CISC ROMLess 3.3V 292-Pin BGA
ELANSC400-33AI 制造商:Advanced Micro Devices 功能描述:MCU 32-bit Elan RISC ROMLess 3.3V 292-Pin BGA
ELANSC400-33AIAD 制造商:Advanced Micro Devices 功能描述: