參數(shù)資料
型號(hào)： ELANSC300-25VI
廠商： Advanced Micro Devices, Inc.
元件分類(lèi)： 32位微控制器
英文描述： Highly Integrated, Low-Power, 32-Bit Microcontroller
中文描述： 高度集成，低功耗，32位微控制器
文件頁(yè)數(shù)： 53/139頁(yè)
文件大小： 1388K
代理商： ELANSC300-25VI
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)當(dāng)前第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)
élanSC300 Microcontroller Data Sheet
53
P R E L I M I N A R Y
In the PLL Block Diagram, the INT_PLL is the Interme-
diate PLL, and is used to multiply the 32.768-kHz input
frequency by 45 to produce a 1.4746-MHz input for use
by the LS_PLL and the VID_PLL. The LS_PLL, or Low-
Speed PLL, is used to again multiply the 1.4746-MHz
input by 25 to produce a 36.864-MHz output. This out-
put of the LS_PLL is then divided down to provide the
frequencies shown in Table 21.
The LS_PLL also generates a 2.048-MHz signal used
by the VID_PLL or Video PLL to generate the
14.336-MHz clock used by the Internal LCD Controller.
This frequency is also available on the X1OUT
pin for
use by an external video controller if selected.
The HS_PLL can be programmed to provide one of the
high-speed CPU clock frequencies shown in Table 20.
élanSC300 Microcontroller
Power Management
Dynamic CPU clock switching is the primary form of
power management in the élanSC300 microcontroller.
When the system is in the High-Speed PLL mode, the
élanSC300 microcontroller
can be configured to use
the High-Speed clock output of the PLL for main mem-
ory, local bus accesses, CPU idle cycles, and ROM ac-
cesses configured to use the High-Speed clock. During
cycles to I/O devices, PCMCIA, ROM, and other exter-
nal ISA devices, the CPU clock is dynamically switched
to the output of the Low-Speed PLL.
During operation in Low-Speed PLL mode, the CPU
clock is driven from Low-Speed clock output of the
Low-Speed PLL divide chain. The CPU clock fre-
quency used during Low Speed mode is programma-
ble to the following frequencies: 4.608 MHz, 2.304
MHz, 1.152 MHz, and 0.567 MHz. During Doze, Sleep,
and Suspend modes of operation, the CPU clock is
normally stopped. This clock operates at 9.216 MHz
when it is running.
Slow-refresh and self-refresh DRAMs are supported by
the élanSC300 microcontroller. The refresh timer
source and the refresh rate are selectable. When the
CPU clock is stopped, the only clock source for refresh
is the 32-kHz clock. CAS-before-RAS DRAM refresh is
performed.
When the DMA subsystem is idle, the DMA clock con-
trol logic stops the clock input to the DMA controllers.
The DMA clock is started whenever any of the DREQ
inputs go High. When the DMA cycle is in progress, the
DMA clock remains active as long as a DREQ input is
High or the internal AEN signal is active.
To reduce power consumption in Doze, Sleep, and
Suspend modes, the CPU clock is turned off. To further
reduce the power consumption in these three modes,
the High-Speed PLL is shut off. The Low-Speed PLL is
left on by default, but can be programmed to turn off in
all three modes.
For information about the signals associated with
power management (ACIN, BL4–BL1, EXTSMI, LPH,
PGP3–PGP0, PMC4–PMC0, and SUS/RES), see
“Power Management Interface” on page 40. For more
information, see Chapter 1 of the élan
TM
SC300 Micro-
controller Programmer’s Reference Manual
, order
#18470.
Table 20.
High-Speed CPU Clock Frequencies
2 x CPU Frequency
40 MHz
50 MHz
66 MHz
HS_PLL Output Frequency
39.496 MHz
50.023 MHz
65.829 MHz
Table 21.
PLL Output
Phase-Locked Loops
INT_PLL
LS_PLL
Frequency
Where Used
1.4746 MHz
36.864 MHz
1.8432 MHz
1.1892 MHz
39.496 MHz, 50.023 MHz,
or 65.829 MHz
14.336 MHz
LS_PLL and VID_PLL
Divide by 2
16450 UART clock
8254 Timer clock
Input to high speed/low speed MUX
HS_PLL
VID_PLL
LCD Controller
相關(guān)PDF資料
PDF描述
ELANSC300-33VI Highly Integrated, Low-Power, 32-Bit Microcontroller
ELANSC400-100AI Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers
ELANSC400-33AC Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers
ELANSC400-33AI Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers
ELANSC400-66AC Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ELANSC300-33KC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Highly Integrated, Low-Power, 32-Bit Microcontroller
ELANSC300-33KI 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Highly Integrated, Low-Power, 32-Bit Microcontroller
ELANSC300-33VC 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述: 制造商:AMD 功能描述:
ELANSC300-33VI 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Highly Integrated, Low-Power, 32-Bit Microcontroller
ELANSC300WW WAF 制造商:Advanced Micro Devices 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*