參數(shù)資料
型號(hào): DSP56321VL275
廠(chǎng)商: 飛思卡爾半導(dǎo)體(中國(guó))有限公司
元件分類(lèi): 數(shù)字信號(hào)處理
英文描述: 24-Bit Digital Signal Processor
中文描述: 24位數(shù)字信號(hào)處理器
文件頁(yè)數(shù): 19/84頁(yè)
文件大?。?/td> 898K
代理商: DSP56321VL275
Timers
DSP56321 Technical Data, Rev. 11
Freescale Semiconductor
1-13
1.10 Timers
The DSP56321 has three identical and independent timers. Each timer can use internal or external clocking and can
either interrupt the DSP56321 after a specified number of events (clocks) or signal an external device after
counting a specific number of internal events.
SCLK
PE2
Input/Output
Input or Output
Ignored Input
Serial Clock
—Provides the input or output clock used by the transmitter and/or
the receiver.
Port E 2
—The default configuration following reset is GPIO input PE2. When
configured as PE2, signal direction is controlled through the Port E Direction
Register. The signal can be configured as an SCI signal SCLK through the Port
E Control Register.
Notes:
1.
2.
In the Stop state, the signal maintains the last state as follows:
If the last state is input, the signal is an ignored input.
If the last state is output, these lines have weak keepers that maintain the last output state even if the drivers are tri-stated.
The Wait processing state does not affect the signal state.
Table 1-14.
Triple Timer Signals
Signal Name
Type
State During
Reset
1,2
Signal Description
TIO0
Input or Output
Ignored Input
Timer 0 Schmitt-Trigger Input/Output
— When Timer 0 functions as an
external event counter or in measurement mode, TIO0 is used as input. When
Timer 0 functions in watchdog, timer, or pulse modulation mode, TIO0 is used
as output.
The default mode after reset is GPIO input. TIO0 can be changed to output or
configured as a timer I/O through the Timer 0 Control/Status Register (TCSR0).
TIO1
Input or Output
Ignored Input
Timer 1 Schmitt-Trigger Input/Output
— When Timer 1 functions as an
external event counter or in measurement mode, TIO1 is used as input. When
Timer 1 functions in watchdog, timer, or pulse modulation mode, TIO1 is used
as output.
The default mode after reset is GPIO input. TIO1 can be changed to output or
configured as a timer I/O through the Timer 1 Control/Status Register (TCSR1).
TIO2
Input or Output
Ignored Input
Timer 2 Schmitt-Trigger Input/Output
— When Timer 2 functions as an
external event counter or in measurement mode, TIO2 is used as input. When
Timer 2 functions in watchdog, timer, or pulse modulation mode, TIO2 is used
as output.
The default mode after reset is GPIO input. TIO2 can be changed to output or
configured as a timer I/O through the Timer 2 Control/Status Register (TCSR2).
Notes:
1.
2.
In the Stop state, the signal maintains the last state as follows:
If the last state is input, the signal is an ignored input.
If the last state is output, these lines have weak keepers that maintain the last output state even if the drivers are tri-stated.
The Wait processing state does not affect the signal state.
Table 1-13.
Serial Communication Interface (Continued)
Signal Name
Type
State During
Reset
1,2
Signal Description
相關(guān)PDF資料
PDF描述
DSP56364P 24-Bit Audio Digital Signal Processor
DSP56366P 24-Bit Audio Digital Signal Processor
DSP56366UM 24-Bit Audio Digital Signal Processor
DSP56367P 24-Bit Audio Digital Signal Processor
DSP56367UM 24-Bit Audio Digital Signal Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSP56321VL275 制造商:Freescale Semiconductor 功能描述:Digital Signal Processor (DSP) IC
DSP56362 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:24-Bit Audio Digital Signal Processor
DSP56362AD 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:24-Bit Audio Digital Signal Processor
DSP56362D 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:24-Bit Audio Digital Signal Processor
DSP56362EVMUPUM 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:DSP56362EVMUPUM DPSD56362EVM Upgrade Manual Revision 3.1