參數(shù)資料
型號(hào)： DSP56303AG100R2
廠商： Freescale Semiconductor
文件頁數(shù)： 27/108頁
文件大?。?/td> 0K
描述： IC DSP 24BIT 100MHZ 144-LQFP
標(biāo)準(zhǔn)包裝： 500
系列： DSP563xx
類型： 定點(diǎn)
接口： 主機(jī)接口，SSI，SCI
時(shí)鐘速率： 100MHz
非易失內(nèi)存： ROM（576 B）
芯片上RAM： 24kB
電壓 - 輸入/輸出： 3.30V
電壓 - 核心： 3.30V
工作溫度： -40°C ~ 100°C
安裝類型： 表面貼裝
封裝/外殼： 144-LQFP
供應(yīng)商設(shè)備封裝： 144-LQFP（20x20）
包裝： 帶卷 (TR)
AC Electrical Characteristics
DSP56303 Technical Data, Rev. 11
Freescale Semiconductor
2-5
2.5.3
Phase Lock Loop (PLL) Characteristics
Table 2-5.
Clock Operation
No.
Characteristics
Symbol
100 MHz
Min
Max
1
Frequency of EXTAL (EXTAL Pin Frequency)
The rise and fall time of this external clock should be 3 ns maximum.
Ef
0
100.0
2
EXTAL input high1, 2
With PLL disabled (46.7%–53.3% duty cycle
6)
With PLL enabled (42.5%–57.5% duty cycle6)
ETH
4.67 ns
4.25 ns
∞
157.0
s
3
EXTAL input low
1, 2
With PLL disabled (46.7%–53.3% duty cycle6)
With PLL enabled (42.5%–57.5% duty cycle6)
ETL
4.67 ns
4.25 ns
∞
157.0
s
4
EXTAL cycle time2
With PLL disabled
With PLL enabled
ETC
10.00 ns
∞
273.1
s
5
Internal clock change from EXTAL fall with PLL disabled
4.3 ns
11.0 ns
6
a.Internal clock rising edge from EXTAL rising edge with PLL enabled (MF = 1 or 2 or
4, PDF = 1, Ef > 15 MHz)3,5
b. Internal clock falling edge from EXTAL falling edge with PLL enabled (MF
≤4, PDF ≠
1,
Ef / PDF > 15 MHz)3,5
0.0 ns
1.8 ns
7
Instruction cycle time = ICYC = TC
4
(see Table 2-4) (46.7%–53.3% duty cycle)
With PLL disabled
With PLL enabled
ICYC
20.0 ns
10.00 ns
∞
8.53
s
Notes:
1.
Measured at 50 percent of the input transition.
2.
The maximum value for PLL enabled is given for minimum VCO frequency (see Table 2-4) and maximum MF.
3.
Periodically sampled and not 100 percent tested.
4.
The maximum value for PLL enabled is given for minimum VCO frequency and maximum DF.
5.
The skew is not guaranteed for any other MF value.
6.
The indicated duty cycle is for the specified maximum frequency for which a part is rated. The minimum clock high or low time
required for correction operation, however, remains the same at lower operating frequencies; therefore, when a lower clock
frequency is used, the signal symmetry may vary from the specified duty cycle as long as the minimum high time and low time
requirements are met.
Table 2-6.
PLL Characteristics
Characteristics
100 MHz
Unit
Min
Max
Voltage Controlled Oscillator (VCO) frequency when PLL enabled
(MF
× E
f × 2/PDF)
30
200
MHz
PLL external capacitor (PCAP pin to VCCP) (CPCAP
1)
@ MF
≤4
@ MF > 4
(580
× MF) 100
830
× MF
(780
× MF) 140
1470
× MF
pF
Note:
CPCAP is the value of the PLL capacitor (connected between the PCAP pin and VCCP) computed using the appropriate expression
listed above.
相關(guān)PDF資料
PDF描述
AYM30DRSD-S288 CONN EDGECARD 60POS .156 EXTEND
VI-B6X-CY-F2 CONVERTER MOD DC/DC 5.2V 50W
DSP56303VF100R2 IC DSP 24BIT 100MHZ 196-BGA
RAC06-12DC/W CONV AC/DC 6W +/-12V OUT DL T/H
TAJD686M020RNJ CAP TANT 68UF 20V 20% 2917
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSP56303EVM 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC DSP56303 Eval Kit RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
DSP56303EVMCL 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP56303EVM DSP56303EVM Kit Contents List
DSP56303EVMUM 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP56303 EVM Users Manual
DSP56303PV100 制造商:Freescale Semiconductor 功能描述:Digital Signal Processor, 24 Bit, 144 Pin, Plastic, QFP
DSP56303UM 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP56303 24-Bit Digital Signal Processor User＇s Manual
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*