- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385274 > DS87C550 (Maxim Integrated Products, Inc.) EPROM High-Speed Micro with A/D and PWM(帶 A/D 和 PWM的EPROM/ROM高速微控制器) PDF資料下載
參數(shù)資料
| 型號： | DS87C550 |
| 廠商： | Maxim Integrated Products, Inc. |
| 英文描述： | EPROM High-Speed Micro with A/D and PWM(帶 A/D 和 PWM的EPROM/ROM高速微控制器) |
| 中文描述： | 存儲器高速微與A / D及PWM（帶A / D轉(zhuǎn)換和脈寬調(diào)制的存儲器/ ROM的高速微控制器） |
| 文件頁數(shù)： | 7/27頁 |
| 文件大?。?/td> | 119K |
| 代理商： | DS87C550 |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
APPLICATION NOTE 78
030998 7/27
Although both the serial port transmit and receive func-
tions are possible in PMM, it is not possible to configure
the baud rate generator to any standard rate (300, 1200,
2400, etc.) in these modes, making it impossible to com-
municate with a standard peripheral. The use of the
switchback feature is strongly recommended if serial
port activity and PMM are to be used in a design.
CONSIDERATIONS WHEN USING
SWITCHBACK
Switchback Timing
One of the primary considerations when using the
switchback procedure is the time required to return the
device to full speed from a PMM. This is a factor in calcu-
lating the latency associated with servicing an interrupt.
Switchbacks will occur at the C1 cycle of the first instruc-
tion following the event initiating the switchback. If the
current instruction in progress is a write to the IE, IP, EIP
or EIE register, interrupt processing will be delayed until
the completion of the following instruction. Figure 3
demonstrates the timing relationship between inter-
rupts and switchbacks during a two–cycle instruction.
INTERRUPT–DRIVEN SWITCHBACK
Figure 3
C1
C2
C3
C4
C1
C2
C3
C4
C1 C2 C3 C4C1 C2 C3 C4
INTERRUPT ACTIVE
IINACTIVE
INTERNAL
ALE
INTERRUPT
EXTERNAL
HIP, LIP
MACHINE CYCLE 1
MACHINE CYCLE 2
PMM1 OR PMM2
OP FULL
CYCLE 3
CYCLE 4
NOTES:
1. Internal clock cycle is 16 external clock cycles for PMM1 and 256 external clock cycles for PMM2.
2. Polarity of interrupt varies with respect to external interrupt number.
3. Example shows two–cycle instruction. Execution of the interrupt and switchback will occur at the end of the
last machine cycle of the instruction in which the interrupt is acknowledged.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS9503 | ESD Protection Diode with Resistors(帶電阻器的ESD保護(hù)二極管) |
| DSTINIM400 | Networked Microcontroller Evaluation Kit |
| DSTINIS-005 | Sockets Evaluation Board |
| DSTINIS-006 | Sockets Evaluation Board |
| DSTINIS400 | Sockets Evaluation Board |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS87C550-FCL | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:EPROM High-Speed Micro with A/D and PWM |
| DS87C550-FNL | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:EPROM High-Speed Micro with A/D and PWM |
| DS87C550-KCL | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:EPROM High-Speed Micro with A/D and PWM |
| DS87C550-QCL | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:EPROM High-Speed Micro with A/D and PWM |
| DS87C550-QCL+ | 功能描述:IC MCU EPROM ADC/PWM HS 68-PLCC RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:87C 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:260 系列:73S12xx 核心處理器:80515 芯體尺寸:8-位 速度:24MHz 連通性:I²C，智能卡，UART/USART，USB 外圍設(shè)備:LED，POR，WDT 輸入/輸出數(shù):9 程序存儲器容量:64KB（64K x 8） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:2K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:68-VFQFN 裸露焊盤 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。