DS3251/DS3252/DS3253/DS3254
45 of 71
Table 17-C. Framer Interface Timing
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
(Note 1)
22.4
(Note 2)
29.1
RCLK/TCLK Clock Period
t1
(Note 3)
19.3
ns
RCLK Duty Cycle
t2/t1, t3/t1
(Notes 4, 5)
45
50
55
%
TCLK Duty Cycle
t2/t1, t3/t1
(Note 5)
30
70
%
MCLK Duty Cycle
t2/t1, t3/t1
(Note 5)
30
70
%
TPOS/TDAT, TNEG to TCLK Setup
Time
t4
(Notes 5, 6)
2
ns
TPOS/TDAT, TNEG Hold Time
t5
(Notes 5, 6)
2
ns
RCLK to RPOS/RDAT, RNEG/RLCV,
and PRBS Value Change
t6
(Notes 4, 5, 7)
2
6
ns
RCLK Rise and Fall Time
t7
(Notes 5, 8)
3
5
ns
TCLK Rise and Fall Time
t8
(Notes 5, 9)
5
ns
Note 1:
DS3 mode.
Note 2:
E3 mode.
Note 3:
STS-1 mode.
Note 4:
Outputs loaded with 25pF, measured at 50% threshold.
Note 5:
Not tested during production test.
Note 6:
When TCINV = 0, TPOS/TDAT and TNEG are sampled on the rising edge of TCLK. When TCINV = 1, TPOS/TDAT and TNEG
are sampled on the falling edge of TCLK.
Note 7:
When RCINV = 0, RPOS/RDAT and RNEG/RLCV are updated on the falling edge of RCLK. When RCINV = 1, RPOS/RDAT and
RNEG/RLCV are updated on the rising edge of RCLK.
Note 8:
Outputs loaded with 25pF, measured between VOL (max) and VOH (min).
Note 9:
Measured between VIL (max) and VIH (min).