參數(shù)資料
型號: DS1920
廠商: Maxim Integrated Products, Inc.
英文描述: Temperature Button(溫度按鈕)
文件頁數(shù): 18/52頁
文件大小: 881K
代理商: DS1920
AD14160/AD14160L
–18–
REV. A
40 MHz–5 V
40 MHz–3.3 V
Min
Parameter
Min
Max
Max
Units
Timing Requirements:
t
DAD
t
DRLD
t
HDA
t
HDRH
t
DAAK
t
DSAK
Address, Selects Delay to Data Valid
1, 2
RD
Low to Data Valid
1
Data Hold from Address
3
Data Hold from
RD
High
3
ACK Delay from Address
2, 4
ACK Delay from
RD
Low
4
17 + DT + W
11 + 5DT/8 + W
17 + DT + W
11 + 5DT/8 + W
ns
ns
ns
ns
ns
ns
1.5
3
1.5
3
13 + 7DT/8 + W
7 + DT/2 + W
13 + 7DT/8 + W
7 + DT/2 + W
Switching Characteristics:
t
DRHA
t
DARL
t
RW
t
RWR
t
SADADC
Address Hold After
RD
High
Address to
RD
Low
2
RD
Pulsewidth
RD
High to
WR
,
RD
,
DMAGx
Low
Address Setup Before ADRCLK High
2
–1 + H
1 + 3DT/8
12.5 + 5DT/8 + W
7.5 + 3DT/8 + HI
–0.5 + DT/4
–1 + H
1 + 3DT/8
12.5 + 5DT/8 + W
7.5 + 3DT/8 + HI
–0.5 + DT/4
ns
ns
ns
ns
ns
W = (number of wait states specified in WAIT register)
×
t
CK.
HI = t
CK
(if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).
H = t
CK
(if an address hold cycle occurs as specified in WAIT register; otherwise H = 0).
NOTES
1
Data Delay/Setup: User must meet t
or t
or synchronous spec t
SSDATI
.
2
For
MS
x,
SW
,
BMS
, the falling edge is referenced.
3
Data Hold: User must meet t
HDA
or t
HDRH
or synchronous spec t
HDATI
. See System Hold Time Calculation under Test Conditions for the calculation of hold times
given capacitive and dc loads.
4
ACK Delay/Setup: User must meet t
DSAK
or t
DAAK
or synchronous specification t
SACKC
.
WR,
DMAG
ACK
DATA
RD
ADDRESS
MS
x,
SW
BMS
t
DARL
t
RW
t
DAD
t
SADADC
t
DAAK
t
HDRH
t
HDA
t
RWR
t
DRLD
ADRCLK
(OUT)
t
DRHA
t
DSAK
Figure 14. Memory Read—Bus Master
Memory Read—Bus Master
Use these specifications for asynchronous interfacing to memo-
ries (and memory-mapped peripherals) without reference to
CLKIN. These specifications apply when the AD14160/
AD14160L is the bus master accessing external memory space.
These switching characteristics also apply for bus master syn-
chronous read/write timing (see Synchronous Read/Write—Bus
Master below). If these timing requirements are met, the syn-
chronous read/write timing can be ignored (and vice versa).
相關(guān)PDF資料
PDF描述
DS1962 1K-Bit Monetary iButton(1K位貨幣按鈕)
DS1963 4K-Bit Monetary iButton(4K位貨幣按鈕)
DS1981U UniqueWare iButton(唯一貨品按鈕)
DS1982U UniqueWare iButton(UniqueWare iButton標(biāo)準(zhǔn)的EPROM)
DS1982 UniqueWare iButton(UniqueWare iButton標(biāo)準(zhǔn)的EPROM)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS1920+F5 制造商:Maxim Integrated Products 功能描述:TEMP IBTN 2PIN F5 MICROCAN - Rail/Tube
DS1920-F3 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:Temperature iButton
DS1920-F5 功能描述:iButton RoHS:否 存儲類型:SRAM 存儲容量:512 B 組織: 工作電源電壓:3 V to 5.25 V 接口類型:1-Wire 最大工作溫度:+ 85 C 尺寸:17.35 mm x 5.89 mm 封裝 / 箱體:F5 MicroCan 制造商:Maxim Integrated
DS1920-F5+ 功能描述:iButton Temperature iButton RoHS:否 存儲類型:SRAM 存儲容量:512 B 組織: 工作電源電壓:3 V to 5.25 V 接口類型:1-Wire 最大工作溫度:+ 85 C 尺寸:17.35 mm x 5.89 mm 封裝 / 箱體:F5 MicroCan 制造商:Maxim Integrated
DS1921 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:High-Resolution Thermochron iButton