- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379178 > DS1250YP-70-IND 4096k Nonvolatile SRAM PDF資料下載
參數(shù)資料
| 型號： | DS1250YP-70-IND |
| 英文描述： | 4096k Nonvolatile SRAM |
| 中文描述： | 4096k非易失SRAM |
| 文件頁數(shù)： | 7/11頁 |
| 文件大?。?/td> | 217K |
| 代理商： | DS1250YP-70-IND |
DS1250Y/AB
7 of 11
POWER-DOWN/POWER-UP TIMING
(t
A
: See Note 10)
PARAMETER
SYMBOL
t
PD
V
CC
slew from V
TP
to 0V
t
F
V
CC
slew from 0V to V
TP
t
R
t
REC
MIN
0
300
300
2
TYP
MAX
UNITS
μ
s
μ
s
μ
s
ms
NOTES
11
CE
,
WE
at V
IH
before Power-Down
CE
,
WE
at V
IH
after Power-Up
125
(t
A
=25
°
C)
PARAMETER
SYMBOL
Expected Data Retention Time
t
DR
MIN
10
TYP
MAX
UNITS
years
NOTES
9
WARNING:
Under no circumstance are negative undershoots, of any amplitude, allowed when device is in battery
backup mode.
NOTES:
1.
WE
is high for a Read Cycle.
2.
OE
= V
IH
or V
IL
. If
OE
= V
IH
during write cycle, the output buffers remain in a high-impedance state.
3.
t
WP
is specified as the logical AND of
CE
and
WE
. t
WP
is measured from the latter of
CE
or
WE
going low to the earlier of
CE
or
WE
going high.
4.
t
DH
, t
DS
are measured from the earlier of
CE
or
WE
going high.
5.
These parameters are sampled with a 5 pF load and are not 100% tested.
6.
If the
CE
low transition occurs simultaneously with or latter than the
WE
low transition, the output
buffers remain in a high-impedance state during this period.
7.
If the
CE
high transition occurs prior to or simultaneously with the
WE
high transition, the output
buffers remain in high-impedance state during this period.
8.
If
WE
is low or the
WE
low transition occurs prior to or simultaneously with the
CE
low transition,
the output buffers remain in a high-impedance state during this period.
9.
Each DS1250 has a built-in switch that disconnects the lithium source until V
CC
is first applied by the
user. The expected t
DR
is defined as accumulative time in the absence of V
CC
starting from the time
power is first applied by the user.
10.
All AC and DC electrical characteristics are valid over the full operating temperature range. For
commercial products, this range is 0
°
C to 70
°
C. For industrial products (IND), this range is -40
°
C to
+85
°
C.
11.
In a power-down condition the voltage on any pin may not exceed the voltage on V
CC
.
12.
t
WR1
and t
DH1
are measured from
WE
going high.
13.
t
WR2
and t
DH2
are measured from
CE
going high.
14.
DS1250 DIP modules are recognized by Underwriters Laboratory (U.L.
) under file E99151.
DS1250 PowerCap modules are pending U.L. review. Contact the factory for status.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS1250AB-70 | 4096k Nonvolatile SRAM |
| DS1250AB | 4096k Nonvolatile SRAM |
| DS1250Y | 4096k Nonvolatile SRAM |
| DS1258W | 3.3V 128k x 16 Nonvolatile |
| DS1258W-100-IND | 3.3V 128k x 16 Nonvolatile |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS1250YP-70IND+ | 功能描述:NVRAM 4096K NV SRAM RoHS:否 制造商:Maxim Integrated 數(shù)據(jù)總線寬度:8 bit 存儲容量:1024 Kbit 組織:128 K x 8 接口類型:Parallel 訪問時間:70 ns 電源電壓-最大:5.5 V 電源電壓-最小:4.5 V 工作電流:85 mA 最大工作溫度:+ 70 C 最小工作溫度:0 C 封裝 / 箱體:EDIP 封裝:Tube |
| DS1251 | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:4096k NV SRAM with Phantom Clock |
| DS1251P | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:4096K NV SRAM with Phantom Clock |
| DS1251W-120 | 功能描述:IC NVSRAM 4MBIT 120NS 32DIP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 實時時鐘 系列:- 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:時鐘/日歷 特點:警報器，閏年，SRAM 存儲容量:- 時間格式:HH:MM:SS（12/24 小時） 數(shù)據(jù)格式:YY-MM-DD-dd 接口:SPI 電源電壓:2 V ~ 5.5 V 電壓 - 電源，電池:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應商設備封裝:8-TDFN EP 包裝:管件 |
| DS1251W-120+ | 功能描述:實時時鐘 4096K NV SRAM w/Phantom Clock RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。