參數(shù)資料
型號： DM93L34
文件頁數(shù)： 3/158頁
文件大?。?/td> 2668K
代理商： DM93L34
TL/F/6600
9
June 1989
9300/DM9300 4-Bit Parallel-Access Shift Register
General Description
The 9300 4-bit registers feature parallel inputs, parallel out-
puts, JK serial inputs, shift/load control input, and a direct
overriding clear. The registers have two modes of operation:
parallel (broadside) load and shift (in direction Q
A
toward
Q
D
).
Parallel loading is accomplished by applying the four bits of
data and taking the shift/load control input low. The data is
loaded into the associated flip-flops, and appears at the out-
puts after the positive transition of the clock input. During
loading, serial data flow is inhibited.
Shifting is accomplished synchronously when the shift/load
control input is high. Serial data for this mode is entered at
the JK inputs. These inputs permit the first stage to perform
as a JK, D or T-type flip-flop as shown in the function table.
These shift registers are fully compatible with most other
TTL and DTL families. All inputs, including the clock, are
buffered to lower the drive requirements to one normalized
Series 54/74 load.
Features
Y
Fully buffered inputs
Y
Direct overriding clear
Y
Synchronous parallel load
Y
Parallel inputs and outputs from each flip-flop
Y
Positive edge-triggered clocking
Y
J and K inputs to first stage
Y
Typical shift frequencyD39 MHz
Connection Diagram
Dual-In-Line Package
TL/F/6600–1
Order Number 9300DMQB,
9300FMQB or DM9300N
See NS Package Number
J16A, N16E or W16A
Function Table
Inputs
Outputs
Clear
Shift/
Load
Clock
Serial
Parallel
Q
A
Q
B
Q
C
Q
D
Q
D
J
K
P0
P1
P2
P3
L
H
H
H
H
H
H
X
L
H
H
H
H
H
X
u
L
u
u
u
u
X
X
X
L
L
H
H
X
X
X
H
L
H
L
X
a
X
X
X
X
X
X
b
X
X
X
X
X
X
c
X
X
X
X
X
X
d
X
X
X
X
X
L
a
L
b
L
c
L
d
H
d
Q
A0
Q
A0
L
H
Q
An
Q
B0
Q
A0
Q
An
Q
An
Q
An
Q
C0
Q
Bn
Q
Bn
Q
Bn
Q
Bn
Q
D0
Q
Cn
Q
Cn
Q
Cn
Q
Bn
Q
D0
Q
Cn
Q
Cn
Q
Cn
Q
Cn
H
e
High Level (Steady State)
L
e
Low Level (Steady State)
X
e
Don’t Care
u
e
Transition from low-to-high level
a, b, c, d,
e
The level of steady state input at P0, P1, P2, or P3 respectively.
Q
A0
, Q
B0
, Q
C0
, Q
D0
e
The level of Q
A
, Q
B
, Q
C
, or Q
D
, respectively before the indicated steady state input conditions were established.
Q
An
, Q
Bn
, Q
Cn
e
The level of Q
A
, Q
B
, Q
C
, respectively, before the most recent
u
transition of the clock.
C
1995 National Semiconductor Corporation
RRD-B30M105/Printed in U. S. A.
相關(guān)PDF資料
PDF描述
DM9300
DM9322
DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs
DM9638N 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs
DM9368N LED Display Driver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DM93L38 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:8-Bit Multiple Port Register
DM93L38N 功能描述:寄存器 DISC BY MFG 7/03 RoHS:否 制造商:NXP Semiconductors 邏輯類型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時鐘頻率:36 MHz 傳播延遲時間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube
DM93S41 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:4-Bit Arithmetic Logic Unit
DM93S41N 功能描述:算數(shù)邏輯單元 - ALU 4-Bit Arith Log Unit RoHS:否 制造商:ON Semiconductor 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:18 V 電源電壓-最小:3 V 封裝 / 箱體:SOIC-16 Wide 最大工作溫度:+ 125 C 封裝:Reel
DM93S43 制造商:NSC 制造商全稱:National Semiconductor 功能描述:4-BIT BY 2-BIT TWOS COMPLEMENT MULTIPLIER
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*