- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄17123 > DK-DEV-4CGX150N (Altera)KIT DEVELOPMENT CYCLONE IV GX PDF資料下載
參數(shù)資料
| 型號(hào)： | DK-DEV-4CGX150N |
| 廠商： | Altera |
| 文件頁(yè)數(shù)： | 42/42頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | KIT DEVELOPMENT CYCLONE IV GX |
| 應(yīng)用說(shuō)明： | Cyclone IV Design Guidelines |
| 產(chǎn)品培訓(xùn)模塊： | Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview |
| 軟件下載： | DK-DEV-4CGX150N Kit Install |
| 特色產(chǎn)品： | Cyclone? IV GX FPGA Development Kit |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | CYCLONE® IV GX |
| 類(lèi)型： | FPGA |
| 適用于相關(guān)產(chǎn)品： | Cyclone IV GX |
| 所含物品： | 板，線纜，文檔，電源 |
| 其它名稱(chēng)： | 544-2713 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)當(dāng)前第42頁(yè)
Chapter 1: Cyclone IV Device Datasheet
1–9
Operating Conditions
December 2013
Altera Corporation
The OCT resistance may vary with the variation of temperature and voltage after
calibration at device power-up. Use Table 1–10 and Equation 1–1 to determine the
final OCT resistance considering the variations after calibration at device power-up.
Table 1–10 lists the change percentage of the OCT resistance with voltage and
temperature.
Table 1–10. OCT Variation After Calibration at Device Power
-Up for Cyclone IV Devices
Nominal Voltage
dR/dT (%/°C)
dR/dV (%/mV)
3.0
0.262
–0.026
2.5
0.234
–0.039
1.8
0.219
–0.086
1.5
0.199
–0.136
1.2
0.161
–0.288
R
V = (V2 – V1) × 1000 × dR/dV –––––
R
T = (T2 – T1) × dR/dT –––––
For
R
x < 0; MFx = 1/ (|Rx|/100 + 1) –––––
Notes to Equation 1–1:
(1) T2 is the final temperature.
(2) T1 is the initial temperature.
(3) MF is multiplication factor.
(4) Rfinal is final resistance.
(6) Subscript x refers to both V and T.
(7)
R
V is a variation of resistance with voltage.
(8)
R
T is a variation of resistance with temperature.
(9) dR/dT is the change percentage of resistance with temperature after calibration at device power
-up.
(10) dR/dV is the change percentage of resistance with voltage after calibration at device power
-up.
(11) V2 is final voltage.
(12) V1 is the initial voltage.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AIRD-02-2R7K | INDUCTOR PWR DRUM CORE 2.7UH |
| AIRD-02-1R5K | INDUCTOR PWR DRUM CORE 1.5UH |
| ECC30DJCB | CONN EDGECARD 60PS .100 PRESSFIT |
| D-SCE-1K-4.8-50-S1-9 | HEAT SHRINK SLEEVE MARKER |
| SPX1431S-L/TR | IC VREF SHUNT PREC ADJ 8-SOICN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DK-DEV-4CGX150N | 制造商:Altera Corporation 功能描述:KIT STARTER CYCLONE IV GX ((NS |
| DK-DEV-4S100G5N | 功能描述:可編程邏輯 IC 開(kāi)發(fā)工具 FPGA Development Kit For EP4S100G5F RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類(lèi)型:FPGA 工具用于評(píng)估:5CEFA7F3 接口類(lèi)型: 工作電源電壓: |
| DK-DEV-4SE530N | 功能描述:可編程邏輯 IC 開(kāi)發(fā)工具 FPGA Development Kit For EP4SE530H35 RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類(lèi)型:FPGA 工具用于評(píng)估:5CEFA7F3 接口類(lèi)型: 工作電源電壓: |
| DK-DEV-4SGX230N | 功能描述:可編程邏輯 IC 開(kāi)發(fā)工具 FPGA Development Kit For EP4SGX230KF40C2N RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類(lèi)型:FPGA 工具用于評(píng)估:5CEFA7F3 接口類(lèi)型: 工作電源電壓: |
| DK-DEV-4SGX230N/C2 | 功能描述:EP4SGX230KF40C2N Stratix? IV GX FPGA Evaluation Board 制造商:altera 系列:Stratix? IV GX 零件狀態(tài):過(guò)期 類(lèi)型:FPGA 配套使用產(chǎn)品/相關(guān)產(chǎn)品:EP4SGX230KF40C2N 內(nèi)容:板，線纜，電源 標(biāo)準(zhǔn)包裝:1 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。