參數(shù)資料
型號(hào): DK-DEV-4CGX150N
廠商: Altera
文件頁(yè)數(shù): 3/42頁(yè)
文件大小: 0K
描述: KIT DEVELOPMENT CYCLONE IV GX
應(yīng)用說(shuō)明: Cyclone IV Design Guidelines
產(chǎn)品培訓(xùn)模塊: Three Reasons to Use FPGA's in Industrial Designs
Cyclone IV FPGA Family Overview
軟件下載: DK-DEV-4CGX150N Kit Install
特色產(chǎn)品: Cyclone? IV GX FPGA Development Kit
標(biāo)準(zhǔn)包裝: 1
系列: CYCLONE® IV GX
類型: FPGA
適用于相關(guān)產(chǎn)品: Cyclone IV GX
所含物品: 板,線纜,文檔,電源
其它名稱: 544-2713
Chapter 1: Cyclone IV Device Datasheet
1–11
Operating Conditions
December 2013
Altera Corporation
Internal Weak Pull-Up and Weak Pull-Down Resistor
Table 1–12 lists the weak pull-up and pull-down resistor values for Cyclone IV
devices.
Hot-Socketing
Table 1–13 lists the hot-socketing specifications for Cyclone IV devices.
1 During hot-socketing, the I/O pin capacitance is less than 15 pF and the clock pin
capacitance is less than 20 pF.
Table 1–12. Internal Weak Pull
-Up and Weak Pull-Down Resistor Values for Cyclone IV Devices (1)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
R_PU
Value of the I/O pin pull-up resistor
before and during configuration, as
well as user mode if you enable the
programmable pull-up resistor option
VCCIO = 3.3 V ± 5% (2), (3)
725
41
k
VCCIO = 3.0 V ± 5% (2), (3)
728
47
k
VCCIO = 2.5 V ± 5% (2), (3)
835
61
k
VCCIO = 1.8 V ± 5% (2), (3)
10
57
108
k
VCCIO = 1.5 V ± 5% (2), (3)
13
82
163
k
VCCIO = 1.2 V ± 5% (2), (3)
19
143
351
k
R_PD
Value of the I/O pin pull-down resistor
before and during configuration
VCCIO = 3.3 V ± 5% (4)
619
30
k
VCCIO = 3.0 V ± 5% (4)
622
36
k
VCCIO = 2.5 V ± 5% (4)
625
43
k
VCCIO = 1.8 V ± 5% (4)
735
71
k
VCCIO = 1.5 V ± 5% (4)
8
50
112
k
Notes to Table 1–12:
(1) All I/O pins have an option to enable weak pull
-up except the configuration, test, and JTAG pins. The weak pull-down feature is only available
for JTAG TCK.
(2) Pin pull
-up resistance values may be lower if an external source drives the pin higher than VCCIO.
(3) R_PU = (VCCIO –VI)/IR_PU
Minimum condition: –40°C; VCCIO = VCC + 5%, VI = VCC + 5% – 50 mV;
Typical condition: 25°C; VCCIO = VCC, VI = 0 V;
Maximum condition: 100°C; VCCIO = VCC – 5%, VI = 0 V; in which VI refers to the input voltage at the I/O pin.
(4) R_PD = VI/IR_PD
Minimum condition: –40°C; VCCIO = VCC + 5%, VI = 50 mV;
Typical condition: 25°C; VCCIO = VCC, VI = VCC –5%;
Maximum condition: 100°C; VCCIO = VCC – 5%, VI = VCC – 5%; in which VI refers to the input voltage at the I/O pin.
Table 1–13. Hot
-Socketing Specifications for Cyclone IV Devices
Symbol
Parameter
Maximum
IIOPIN(DC)
DC current per I/O pin
300
A
IIOPIN(AC)
AC current per I/O pin
8 mA (1)
IXCVRTX(DC)
DC current per transceiver TX pin
100 mA
IXCVRRX(DC)
DC current per transceiver RX pin
50 mA
Note to Table 1–13:
(1) The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, |IIOPIN| = C dv/dt, in which C is the I/O pin
capacitance and dv/dt is the slew rate.
相關(guān)PDF資料
PDF描述
AIRD-02-2R7K INDUCTOR PWR DRUM CORE 2.7UH
AIRD-02-1R5K INDUCTOR PWR DRUM CORE 1.5UH
ECC30DJCB CONN EDGECARD 60PS .100 PRESSFIT
D-SCE-1K-4.8-50-S1-9 HEAT SHRINK SLEEVE MARKER
SPX1431S-L/TR IC VREF SHUNT PREC ADJ 8-SOICN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DK-DEV-4CGX150N 制造商:Altera Corporation 功能描述:KIT STARTER CYCLONE IV GX ((NS
DK-DEV-4S100G5N 功能描述:可編程邏輯 IC 開(kāi)發(fā)工具 FPGA Development Kit For EP4S100G5F RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類型:FPGA 工具用于評(píng)估:5CEFA7F3 接口類型: 工作電源電壓:
DK-DEV-4SE530N 功能描述:可編程邏輯 IC 開(kāi)發(fā)工具 FPGA Development Kit For EP4SE530H35 RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類型:FPGA 工具用于評(píng)估:5CEFA7F3 接口類型: 工作電源電壓:
DK-DEV-4SGX230N 功能描述:可編程邏輯 IC 開(kāi)發(fā)工具 FPGA Development Kit For EP4SGX230KF40C2N RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類型:FPGA 工具用于評(píng)估:5CEFA7F3 接口類型: 工作電源電壓:
DK-DEV-4SGX230N/C2 功能描述:EP4SGX230KF40C2N Stratix? IV GX FPGA Evaluation Board 制造商:altera 系列:Stratix? IV GX 零件狀態(tài):過(guò)期 類型:FPGA 配套使用產(chǎn)品/相關(guān)產(chǎn)品:EP4SGX230KF40C2N 內(nèi)容:板,線纜,電源 標(biāo)準(zhǔn)包裝:1