- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378525 > DA28F016XS15 (Intel Corp.) 16-MBIT (1 MBIT x 16, 2 MBIT x 8) SYNCHRONOUS FLASH MEMORY PDF資料下載
參數(shù)資料
| 型號(hào)： | DA28F016XS15 |
| 廠商： | Intel Corp. |
| 英文描述： | 16-MBIT (1 MBIT x 16, 2 MBIT x 8) SYNCHRONOUS FLASH MEMORY |
| 中文描述： | 16兆位（1兆比特× 16，2兆比特× 8）同步閃存 |
| 文件頁(yè)數(shù)： | 53/63頁(yè) |
| 文件大?。?/td> | 635K |
| 代理商： | DA28F016XS15 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)當(dāng)前第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)
E
28F016SV FlashFile MEMORY
53
V
V
WE# (W)
OE# (G)
RP# (P)
V
PP
CEx#(E)
(V)
DEEP
POWER-DOWN
IH
IL
V
V
IH
IL
V
V
IH
IL
ADDRESSES (A)
t
AVAV
t
EHAX
t
EHWH
WLEL
t
tEHDX
EHEL
t
V
V
IH
IL
tELEH
tDVEH
V
IH
IL
V
V
IH
V
IL
PHEL
t
HIGH Z
IN
D
D
IN
IN
A
t
t
QVVL2
D
IN
IL
V
PPLK
V
PPH2
V
PPH1
V
t
VPEH2
READ EXTENDED
STATUS REGISTER DATA
DATA (D/Q)
EHQV1,2
WRITE DATA-WRITE OR
ERASE SETUP COMMAND
WRITE VALID ADDRESS
E& DATA (DATA-WRITE) OR
AUTOMATED DATA-WRITE
OR ERASE DELAY
V
V
RY/BY# (R)
t
EHRL
t
EHGL
OH
OL
V
IH
IL
ADDRESSEV
t
AVAV
AVEH
t
t
EHAX
IN
A
STREAD COMPATIBLE
D
IN
REGISTER COMMAND
A=RA
NOTE 1
NOTE 2
NOTE 3
NOTE 4
DOUT
AVEH
t
t
RHPL
t
GHEL
NOTE 5
NOTE 6
NOTE 7
t
VPEH1
t
QVVL1
0528_16
NOTES:
1. This address string depicts data program/erase cycles with corresponding verification via ESRD.
2. This address string depicts data program/erase cycles with corresponding verification via CSRD.
3. This cycle is invalid when using CSRD for verification during data program/erase operations.
4. CE
X
# is defined as the latter of CE
0
# or CE
1
# going low or the first of CE
0
# or CE
1
# going high.
5. RP# low transition is only to show t
RHPL
; not valid for above read and write cycles.
6. V
PP
voltage during program/erase operations valid at both 12V and 5V.
7. V
PP
voltage equal to or below V
PPLK
provides complete flash memory array protection.
Figure 16. Alternate AC Waveforms for Command Write Operations
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DA28F320J5-120 | StrataFlash MEMORY TECHNOLOGY 32 AND 64 MBIT |
| DA28F640J5-150 | StrataFlash MEMORY TECHNOLOGY 32 AND 64 MBIT |
| DA28F320S5-110 | 16 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor |
| DA28F320S5-90 | 16 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor |
| DA8110A | Rectifier Arrays |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DA28F016XS-15 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:16-MBIT (1 MBIT x 16, 2 MBIT x 8) SYNCHRONOUS FLASH MEMORY |
| DA28F016XS20 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:16-MBIT (1 MBIT x 16, 2 MBIT x 8) SYNCHRONOUS FLASH MEMORY |
| DA28F016XS-20 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:16-MBIT (1 MBIT x 16, 2 MBIT x 8) SYNCHRONOUS FLASH MEMORY |
| DA28F160S5-100 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:WORD-WIDE FlashFile MEMORY FAMILY |
| DA28F160S5-70 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:WORD-WIDE FlashFile MEMORY FAMILY |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。