- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380227 > CYV15G0203TB (Cypress Semiconductor Corp.) Independent Clock Dual HOTLink II Serializer PDF資料下載
參數(shù)資料
| 型號： | CYV15G0203TB |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | Independent Clock Dual HOTLink II Serializer |
| 中文描述： | 獨立的時鐘第二串行雙的HOTLink |
| 文件頁數(shù)： | 8/19頁 |
| 文件大?。?/td> | 525K |
| 代理商： | CYV15G0203TB |
PRELIMINARY
CYV15G0203TB
Document #: 38-02105 Rev. **
Page 8 of 19
CYV15G0203TB HOTLink II Operation
The CYV15G0203TB is a highly configurable, independent
clocking, dual-channel serializer, designed to support reliable
transfer of large quantities of digital video data, using high-
speed serial links from multiple sources to multiple destina-
tions. This device supports two 10-bit channels.
CYV15G0203TB Transmit Data Path
Input Register
The parallel input bus TXDx[9:0] can be clocked in using
TXCLKx (TXCKSELx = 0) or REFCLKx (TXCKSELx = 1).
Phase-Align Buffer
Data from each Input Register is passed to the associated
Phase-Align Buffer, when the TXDx[9:0] input registers are
clocked using TXCLKx (TXCKSELx = 0 and TXRATEx = 0).
When the TXDx[9:0] input registers are clocked using
REFCLKx± (TXCKSELx = 1) and REFCLKx± is a full-rate
clock, the associated Phase Alignment Buffer in the transmit
path is bypassed. These buffers are used to absorb clock
phase differences between the TXCLKx input clock and the
internal character clock for that channel.
Once initialized, TXCLKx is allowed to drift in phase as much
as ±180 degrees. If the input phase of TXCLKx drifts beyond
the handling capacity of the Phase Align Buffer, TXERRx is
asserted to indicate the loss of data, and remains asserted
until the Phase Align Buffer is initialized. The phase of the
TXCLKx relative to its associated internal character rate clock
is initialized when the configuration latch PABRSTx is written
as 0. When the associated TXERRx is deasserted, the Phase
Align Buffer is initialized and input characters are correctly
captured.
If the phase offset, between the initialized location of the input
clock and REFCLKx, exceeds the skew handling capabilities
of the Phase-Align Buffer, an error is reported on that
channel’s TXERRx output. This output indicates an error
continuously until the Phase-Align Buffer for that channel is
reset. While the error remains active, the transmitter for that
channel outputs a continuous “1001111000” character (LSB
first) to indicate to the remote receiver that an error condition
is present in the link.
Transmit BIST
Each channel contains an internal pattern generator that can
be used to validate both the link and device operation. These
generators are enabled by the associated TXBISTx latch via
the device configuration interface. When enabled, a register in
the associated channel becomes a signature pattern
generator by logically converting to a Linear Feedback Shift
Register (LFSR). This LFSR generates a 511-character
sequence. This provides a predictable yet pseudo-random
sequence that can be matched to an identical LFSR in the
attached Receiver(s).
A device reset (RESET sampled LOW) presets the BIST
Enable Latches to disable BIST on both channels.
All data present at the associated TXDx[9:0] inputs are ignored
when BIST is active on that channel.
Transmit PLL Clock Multiplier
Each Transmit PLL Clock Multiplier accepts a character-rate
or half-character-rate external clock at the associated
REFCLKx± input, and that clock is multiplied by 10 or 20 (as
selected by TXRATEx) to generate a bit-rate clock for use by
the transmit shifter. It also provides a character-rate clock used
by the transmit paths, and outputs this character rate clock as
TXCLKOx.
Each clock multiplier PLL can accept a REFCLKx± input
between 19.5 MHz and 150 MHz, however, this clock range is
limited by the operating mode of the CYV15G0203TB clock
multiplier (TXRATEx) and by the level on the associated
SPDSELx input.
SPDSELx are 3-level select
[4]
inputs that select one of three
operating ranges for the serial data outputs and inputs of the
JTAG Interface
TMS
LVTTL Input,
internal pull-up
LVTTL Input,
internal pull-down
3-State LVTTL Output
Test Data Out
. JTAG data output buffer. High-Z while JTAG test mode is not
selected.
LVTTL Input,
internal pull-up
LVTTL Input,
internal pull-up
JTAG test access port controller.
Test Mode Select
. Used to control access to the JTAG Test Modes. If maintained
high for
≥
5 TCLK cycles, the JTAG test controller is reset.
JTAG Test Clock
.
TCLK
TDO
TDI
Test Data In
. JTAG data input port.
TRST
JTAG reset signal
. When asserted (LOW), this input asynchronously resets the
Power
V
CC
GND
+3.3V Power
.
Signal and Power Ground for all internal circuits
.
Pin Definitions
(continued)
CYV15G0203TB Dual HOTLink II Serializer
Name
I/O Characteristics
Signal Description
相關PDF資料 |
PDF描述 |
|---|---|
| CYV15G0203TB-BGC | Independent Clock Dual HOTLink II Serializer |
| CYV15G0204RB | Independent Clock Dual HOTLink II⑩ Reclocking Deserializer |
| CYV15G0204RB-BGC | Independent Clock Dual HOTLink II⑩ Reclocking Deserializer |
| CYV15G0204RB-BGXC | Independent Clock Dual HOTLink II⑩ Reclocking Deserializer |
| CYV15G0204TRB | Independent Clock HOTLink II⑩ Dual Serializer and Dual Reclocking Deserializer |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CYV15G0203TB_07 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Independent Clock Dual HOTLink II⑩ Serializer |
| CYV15G0203TB_09 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Independent Clock Dual HOTLink II Serializer |
| CYV15G0203TB-BGC | 功能描述:電信線路管理 IC 2x Indep Serializers COM RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| CYV15G0203TB-BGXC | 功能描述:視頻 IC 2x Indep Serializers COM RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| CYV15G0204RB | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Independent Clock Dual HOTLink II⑩ Reclocking Deserializer |
發(fā)布緊急采購，3分鐘左右您將得到回復。