參數(shù)資料
型號： CYV15G0101DXB
廠商： Cypress Semiconductor Corp.
英文描述： Single-channel HOTLink Transceiver
中文描述： 單通道的HOTLink收發(fā)器
文件頁數(shù)： 6/39頁
文件大?。?/td> 457K
代理商： CYV15G0101DXB
CYP15G0101DXB
CYV15G0101DXB
Document #: 38-02031 Rev. *I
Page 6 of 39
TXRST
LVTTL Input,
asynchronous,
internal pull-up,
sampled by
REFCLK
[3]
Transmit Clock Phase Reset
. Active LOW. When sampled LOW, the transmit Phase-align
Buffer is allowed to adjust its data-transfer timing (relative to the selected input clock) to
allow clean transfer of data from the Input Register to the Encoder or Transmit Shifter. When
TXRST is sampled HIGH, the internal phase relationship between the TXCLK and the
internal character-rate clock is fixed and the device operates normally.
When configured for half-rate REFCLK sampling of the transmit character stream
(TXCKSEL = LOW and TXRATE = HIGH), assertion of TXRST is only used to clear
Phase-align buffer faults caused by highly asymmetric reference clock periods or reference
clocks with excessive cycle-to-cycle jitter. During this alignment period, one or more
characters may be added to or lost from all the associated transmit paths as the transmit
Phase-align Buffers are adjusted. TXRST must be sampled LOW by a minimum of two
consecutive rising edges of REFCLK to ensure the reset operation is initiated correctly on
all channels. This input is ignored when both TXCKSEL and TXRATE are LOW, since the
phase align buffer is bypassed. In all other configurations, TXRST should be asserted during
device initialization to ensure proper operation of the Phase-align buffer. TXRST should be
asserted after the assertion and deassertion of TRSTZ, after the presence of a valid TXCLK
and after allowing enough time for the TXPLL to lock to the reference clock (as specified by
parameter t
TXLOCK
).
Transmit Path Clock and Clock Control
TXCKSEL
3-Level Select
static
control input
[4]
Register of the transmit channel. When LOW, the Input Register is clocked by REFCLK .
[3]
When HIGH or MID, TXCLK is the Input Register clock for TXD[7:0] and TXCT[1:0].
Transmit Clock Select
.
Selects the clock source used to write data into the Transmit Input
When TXRATE=HIGH, configuring TXCKSEL = HIGH or MID is an invalid mode of
operation.
Transmit Clock Output
.
This true and complement output clock is synthesized by the
transmit PLL and is synchronous to the internal transmit character clock. It has the same
frequency as REFCLK (when TXRATE = LOW), or twice the frequency of REFCLK (when
TXRATE = HIGH). This output clock has no direct phase relationship to REFCLK.
Transmit PLL Clock Rate Select
. When TXRATE = HIGH, the Transmit PLL multiplies
REFCLK by 20 to generate the serial bit-rate clock.
TXCLKO
LVTTL Output
TXRATE
LVTTL Input,
Static Control input,
internal pull-down
When TXRATE = LOW, the transmit PLL multiplies REFCLK by 10 to generate the serial
bit-rate clock. See
Table 9
for a list of operating serial rates.
When REFCLK is selected to clock the receive parallel interfaces (RXCKSEL = LOW), the
TXRATE input also determines if the clocks on the RXCLK and RXCLKC outputs are full
or half-rate. When TXRATE = HIGH (REFCLK is half-rate), the RXCLK± and RXCLKC+
output clocks are also half-rate clocks and follow the frequency and duty cycle of the
REFCLK input. When TXRATE = LOW (REFCLK is full-rate), the RXCLK± and RXCLKC+
output clocks are also full-rate clocks and follow the frequency and duty cycle of the
REFCLK input.
When TXRATE=HIGH, configuring TXCKSEL = HIGH or MID is an invalid mode of
operation.
Transmit Path Input Clock
. This clock must be frequency-coherent to TXCLKO , but may
be offset in phase. The internal operating phase of the input clock (relative to REFLCK or
TXCLKO+) is adjusted when TXRST = LOW and locked when TXRST = HIGH.
TXCLK
LVTTL Clock Input,
internal pull-down
Transmit Path Mode Control
TXMODE[1:0] 3-Level Select
[4]
static control inputs
Transmit Operating Mode
.
These inputs are interpreted to select one of nine operating
modes of the transmit path. See
Table 3
for a list of operating modes.
Note:
4.
3-Level select inputs are used for static configuration. They are ternary (not binary) inputs that make use of non-standard logic levels of LOW, MID, and HIGH.
The LOW level is usually implemented by direct connection to V
(ground). The HIGH level is usually implemented by direct connection to V
CC
(power). When
not connected or allowed to float, a 3-Level select input will self-bias to the MID level.
Pin Descriptions
CYP(V)15G0101DXB Single-channel HOTLink II (continued)
Pin Name
I/O Characteristics Signal Description
相關(guān)PDF資料
PDF描述
CYV15G0101DXB-BBC Single-channel HOTLink Transceiver
CYV15G0101DXB-BBI Single-channel HOTLink Transceiver
CYV15G0101EQ Multi-Rate Video Cable Equalizer (SOIC)
CYV15G0101EQ-SXC Multi-Rate Video Cable Equalizer (SOIC)
CYV15G0104TRB-BGXC Independent Clock HOTLink II⑩ Serializer and Reclocking Deserializer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CYV15G0101DXB-BBC 功能描述:電信線路管理 IC Single Ch Video COM RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
CYV15G0101DXB-BBI 功能描述:電信線路管理 IC Single Ch Video IND RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
CYV15G0101DXB-BBXC 功能描述:電信線路管理 IC Single Ch Video COM RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
CYV15G0101DXB-BBXI 功能描述:電信線路管理 IC Single Ch Video IND RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
CYV15G0101DX-VIDEO 功能描述:時鐘緩沖器 Sngl-Ch HOTLink II Transceiver RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*