- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380227 > CYV15G0101DXB (Cypress Semiconductor Corp.) Single-channel HOTLink Transceiver PDF資料下載
參數(shù)資料
| 型號： | CYV15G0101DXB |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | Single-channel HOTLink Transceiver |
| 中文描述： | 單通道的HOTLink收發(fā)器 |
| 文件頁數(shù)： | 21/39頁 |
| 文件大?。?/td> | 457K |
| 代理商： | CYV15G0101DXB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
CYP15G0101DXB
CYV15G0101DXB
Document #: 38-02031 Rev. *I
Page 21 of 39
The BIST state machine has multiple states, as shown in
Figure 2
and
Table 16
. When the receive PLL detects an
out-of-lock condition, the BIST state is forced to the
Start-of-BIST state, regardless of the present state of the BIST
state machine. If the number of detected errors ever exceeds
the number of valid matches by greater than 16, the state
machine is forced to the WAIT_FOR_BIST state where it
monitors the interface for the first character (D0.0) of the next
BIST sequence. Also, if the Elasticity Buffer ever hits and
overflow/underflow condition, the status is forced to the
BIST_START until the buffer is re-centered (approximately
nine character periods).
To ensure compatibility between the source and destination
systems when operating in BIST, the sending and receiving
ends of the BIST sequence must use the same clock setup
(RXCKSEL = MID or RXCKSEL = LOW).
JTAG Support
The CYP(V)15G0101DXB contains a JTAG port to allow
system level diagnosis of device interconnect. Of the available
JTAG modes, only boundary scan is supported. This capability
is present only on the LVTTL inputs, LVTTL outputs and the
REFCLK clock input. The high-speed serial inputs and
outputs are not part of the JTAG test chain.
JTAG ID
The JTAG device ID for the CYP(V)15G0101DXB is
“1C804069”x.
3-Level Select Inputs
Each 3-Level select input reports as two bits in the scan
register. These bits report the LOW, MID, and HIGH state of
the associated input as 00, 10, and 11, respectively.
Table 16. Receive Character Status Bits
RXST[2:
0]
000
Priori-
ty
7
Description
Type-A Status
Type-B Status
Receive BIST Status
(Receive BIST = Enabled)
BIST Data Compare
.
Character compared correctly
BIST Command Compare
.
Character compared correctly
Normal Character Received
. The valid Data character on the output bus
meets all the formatting requirements of Data characters listed in
Table 20
.
Special Code Detected
. The valid special character on the output bus
meets all the formatting requirements of the Special Code characters listed
in
Table 21
, but is not the presently selected framing character or a Decoder
violation indication.
Receive Elasticity Buffer
Underrun/Overrun Error
.
The
receive buffer was not able to
add/drop a K28.5 or framing
character.
Framing Character Detected
. This indicates that a character matching the
patterns identified as a framing character (as selected by FRAMCHAR) was
detected. The decoded value of this character is present on the output bus.
Codeword Violation
. The character on the output bus is a C0.7. This
indicates that the received character cannot be decoded into any valid
character.
PLL Out of Lock
.
This indicates a PLL Out of Lock condition.
001
7
010
2
RESERVED
BIST Last Good
. Last
Character of BIST sequence
detected and valid.
011
5
RESERVED
100
4
BIST Last Bad
.
Last Character
of BIST sequence detected
invalid.
BIST Start
. Receive BIST is
enabled on this channel, but
character compares have not
yet commenced. This also
indicates a PLL Out of Lock
condition, and Elasticity Buffer
overflow/underflow conditions.
BIST Error
. While comparing
characters, a mismatch was
found in one or more of the
decoded character bits.
BIST Wait
. The receiver is
comparing characters. but has
not yet found the start of BIST
character to enable the LFSR.
101
1
110
6
Running Disparity Error
. The character on the output bus is a C4.7, C1.7,
or C2.7.
111
3
RESERVED
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CYV15G0101DXB-BBC | Single-channel HOTLink Transceiver |
| CYV15G0101DXB-BBI | Single-channel HOTLink Transceiver |
| CYV15G0101EQ | Multi-Rate Video Cable Equalizer (SOIC) |
| CYV15G0101EQ-SXC | Multi-Rate Video Cable Equalizer (SOIC) |
| CYV15G0104TRB-BGXC | Independent Clock HOTLink II⑩ Serializer and Reclocking Deserializer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CYV15G0101DXB-BBC | 功能描述:電信線路管理 IC Single Ch Video COM RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| CYV15G0101DXB-BBI | 功能描述:電信線路管理 IC Single Ch Video IND RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| CYV15G0101DXB-BBXC | 功能描述:電信線路管理 IC Single Ch Video COM RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| CYV15G0101DXB-BBXI | 功能描述:電信線路管理 IC Single Ch Video IND RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| CYV15G0101DX-VIDEO | 功能描述:時鐘緩沖器 Sngl-Ch HOTLink II Transceiver RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。