- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380225 > CYS25G0101DX-ATI (CYPRESS SEMICONDUCTOR CORP) SONET OC-48 Transceiver PDF資料下載
參數(shù)資料
| 型號： | CYS25G0101DX-ATI |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | SONET OC-48 Transceiver |
| 中文描述： | TRANSCEIVER, PQFP120 |
| 封裝： | 14 X 14 MM, 1.40 MM HEIGHT, TQFP-120 |
| 文件頁數(shù)： | 4/15頁 |
| 文件大?。?/td> | 224K |
| 代理商： | CYS25G0101DX-ATI |
CYS25G0101DX
Document #: 38-02009 Rev. *J
Page 4 of 15
Pin Descriptions
CYS25G0101DX OC-48 SONET Transceiver
Pin Name
I/O Characteristics
Transmit Path Signals
TXD[15:0]
HSTL inputs,
sampled by TXCLKI
↑
TXCLKI
HSTL Clock input
Signal Description
Parallel Transmit Data Inputs
. A 16-bit word, sampled by TXCLKI
↑
. TXD[15] is the most
significant bit (the first bit transmitted).
Parallel Transmit Data Input Clock
. The TXCLKI is used to transfer the data into the input
register of the serializer. The TXCLKI samples the data, TXD [15:0], on the rising edge of
the clock cycle.
Transmit Clock Output
. Divide by 16 of the selected transmit bit-rate clock. It can be used
to coordinate byte-wide transfers between upstream logic and the CYS25G0101DX.
Reference Voltage for HSTL Parallel Input Bus
. V
DDQ
/2.
[3]
TXCLKO
HSTL Clock output
V
REF
Input Analog
Reference
Receive Path Signals
RXD[15:0]
HSTL output,
synchronous
HSTL Clock output
Parallel Receive Data Output
. These outputs change following RXCLK
↓
. RXD[15] is the
most significant bit of the output word, and is received first on the serial interface.
Receive Clock Output
. Divide by 16 of the bit-rate clock extracted from the received serial
stream. RXD [15:0] is clocked out on the falling edge of the RXCLK.
Common Mode Termination
. Capacitor shunt to V
SS
for common mode noise.
Receive Loop Filter Capacitor (Negative)
Receive Loop Filter Capacitor (Negative)
Receive Loop Filter Capacitor (Positive)
Receive Loop Filter Capacitor (Positive)
Device Control and Status Signals
REFCLK±
Differential LVPECL
input
receive PLLs. A derivative of this input clock may also be used to clock the transmit parallel
interface. The reference clock is internally biased allowing for an AC-coupled clock signal.
LFI
LVTTL output
Line Fault Indicator
. When LOW, this signal indicates that the selected receive data
stream has been detected as invalid by either a LOW input on SD, or by the receive VCO
being operated outside its specified limits.
RESET
LVTTL input
Reset for all logic functions except the transmit FIFO.
LOCKREF
LVTTL input
Receive PLL Lock to Reference
. When LOW, the receive PLL locks to REFCLK instead
of the received serial data stream.
SD
LVTTL input
Signal Detect
. When LOW, the receive PLL locks to REFCLK instead of the received serial
data stream. The SD is to be connected to an external optical module to indicate a loss of
received optical power.
FIFO_ERR
LVTTL output
Transmit FIFO Error
. When HIGH the transmit FIFO has either under or overflowed. When
this occurs, the FIFO
’
s internal clearing mechanism will clear the FIFO within 9 clock cycles.
In addition, FIFO_RST must be activated at device power-up to ensure that the in and out
pointers of the FIFO are set to maximum separation.
FIFO_RST
LVTTL input
Transmit FIFO Reset
. When LOW, the in and out pointers of the transmit FIFO are set to
maximum separation. FIFO_RST must be activated at device power-up to ensure that the
in and out pointers of the FIFO are set to maximum separation. When the FIFO is being
reset, the output data is a 1010... pattern.
PWRDN
LVTTL input
Device Power Down
. When LOW, the logic and drivers are all disabled and placed into a
standby condition where only minimal power is dissipated.
Loop Control Signals
DIAGLOOP
LVTTL input
Diagnostic Loopback Control
. When HIGH, transmit data is routed through the receive
clock and data recovery and presented at the RXD[15:0] outputs. When LOW, received
serial data is routed through the receive clock and data recovery and presented at the
RXD[15:0] outputs.
RXCLK
CM_SER
RXCN1
RXCN2
RXCP1
RXCP
2
Analog
Analog
Analog
Analog
Analog
Reference Clock
. This clock input is used as the timing reference for the transmit and
Note:
3.
V
REF
equals to (V
CC
–
1.33)V if interfacing to a parallel LVPECL interface.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CYS25G0101DX-ATXC | SONET OC-48 Transceiver |
| CYS25G0101DX-ATXI | SONET OC-48 Transceiver |
| CYS25G0101DX | SONET OC-48 Transceiver(SONET OC-48收發(fā)器) |
| CYT101 | Voltage and Current Controller |
| CYT2606E20E | PFM Step-Up DC-DC Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CYS25G0101DX-ATXC | 功能描述:電信線路管理 IC BELLCORE SONET SDH OC 48 SERDES COM RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| CYS25G0101DX-ATXI | 功能描述:電信線路管理 IC BELLCORE SONET SDH OC 48 SERDES IND RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| CYS25G01K100 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Physical Layer Devices |
| CYS25G01K100V1A-MGC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CYS25G01K100V1-MGC | 制造商:Cypress Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。