- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄379101 > CYNSE70032-66BGI (CYPRESS SEMICONDUCTOR CORP) Network Search Engine PDF資料下載
參數(shù)資料
| 型號(hào)： | CYNSE70032-66BGI |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類(lèi)： | 通信及網(wǎng)絡(luò) |
| 英文描述： | Network Search Engine |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PBGA272 |
| 封裝： | 27 X 27 MM, 2.33 MM HEIGHT, BGA-272 |
| 文件頁(yè)數(shù)： | 115/126頁(yè) |
| 文件大?。?/td> | 3333K |
| 代理商： | CYNSE70032-66BGI |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)當(dāng)前第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)
CYNSE70032
Document #: 38-02042 Rev. *E
Page 115 of 126
18.0
JTAG (1149.1) Testing
The CYNSE70032 supports the Test Access Port (TAP) and Boundary Scan Architecture, as specified in the IEEE JTAG standard
1149.1. The pin interface to the chip consists of five signals with the standard definitions: TCK, TMS, TDI, TDO, and TRST_L.
Table 18-1
describes the operations that the test access port controller supports, and
Table 18-2
describes the TAP Device ID
Register.
Note
. To disable JTAG functionality, connect the TCK, TMS and TDI pins to V
DDQ
through a pull-up, and TRST_L to
ground through a pull-down.
Table 18-1. Supported Operations
Instruction
SAMPLE/PRELOAD
Type
Description
Mandatory
Sample/Preload
. This operation loads the values of signals going to and from I/O
pins into the boundary scan shift register to provide a snapshot of the normal
functional operation, and to initialize the boundary scan.
External Test
. This operation uses boundary scan values shifted in from TAP to
test connectivity external to the device.
This operation loads a single bit shift register between TDI and TDO
and
provides a minimum-length serial path when no test operation is required.
This operation selects the Identification register between TDI and TDO
and
allows the “idcode” to be read serially through TDO.
This operation drives preset values onto the outputs of devices
.
This operation leaves the device output pins in a high impedance state
.
EXTEST
Mandatory
BYPASS
Mandatory
IDCODE
Optional
CLAMP
HIghZ
Optional
Optional
Pogam
Memoy
Network Line Interfaces
System Bus
Pocesso
Swtch
Fabic
ASC
Seach
Engne
SRBank
Figure 17-1. Sample Switch/Router Using the CYNSE70032 Device
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CYNSE70032-83BGC | Network Search Engine |
| CYP15G0403DXB-BGC | Independent Clock Quad HOTLink II⑩ Transceiver |
| CYW15G0403DXB-BGXC | Independent Clock Quad HOTLink II⑩ Transceiver |
| CYW15G0403DXB-BGXI | Independent Clock Quad HOTLink II⑩ Transceiver |
| CYP15G0403DXB-BGI | Independent Clock Quad HOTLink II⑩ Transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CYNSE70032-83BGC | 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:Network Search Engine |
| CYNSE70064-50BGC | 制造商:Cypress Semiconductor 功能描述: |
| CYNSE70064-83BGC | 制造商:Cypress Semiconductor 功能描述: |
| CYNSE70064A | 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:Search Engine |
| CYNSE70064A-50BGC | 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:Search Engine |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。