參數(shù)資料
型號: CY8C21234-24LFX
廠商: Cypress Semiconductor Corp.
英文描述: PQ I HIP6W DUET
中文描述: PSoC混合信號陣列
文件頁數(shù): 20/35頁
文件大小: 376K
代理商: CY8C21234-24LFX
April 20, 2005
Document No. 38-12025 Rev. *G
20
CY8C21x34 Final Data Sheet
3. Electrical Specifications
3.3.5
DC Analog Mux Bus Specifications
The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40
°
C
T
A
85
°
C, 3.0V to 3.6V and -40
°
C
T
A
85
°
C, or 2.4V to 3.0V and -40
°
C
T
A
85
°
C, respectively. Typical parameters
apply to 5V, 3.3V, or 2.7V at 25
°
C and are for design guidance only.
3.3.6
DC POR and LVD Specifications
The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40
°
C
T
A
85
°
C, 3.0V to 3.6V and -40
°
C
T
A
85
°
C, or 2.4V to 3.0V and -40
°
C
T
A
85
°
C, respectively. Typical parameters
apply to 5V, 3.3V, or 2.7V at 25
°
C and are for design guidance only.
Table 3-11. DC Analog Mux Bus Specifications
Symbol
R
SW
Description
Min
Typ
Max
Units
Notes
Switch Resistance to Common Analog Bus
400
800
800
Vdd
2.7V
2.4V
Vdd
2.7V
R
VDD
Resistance of Initialization Switch to Vdd
Table 3-12. DC POR and LVD Specifications
Symbol
Description
Min
Typ
Max
Units
Notes
V
PPOR0
V
PPOR1
V
PPOR2
Vdd Value for PPOR Trip
PORLEV[1:0] = 00b
PORLEV[1:0] = 01b
PORLEV[1:0] = 10b
2.36
2.82
4.55
2.40
2.95
4.70
V
V
V
Vdd must be greater than or equal to 2.5V
during startup, reset from the XRES pin, or
reset from Watchdog.
V
LVD0
V
LVD1
V
LVD2
V
LVD3
V
LVD4
V
LVD5
V
LVD6
V
LVD7
Vdd Value for LVD Trip
VM[2:0] = 000b
VM[2:0] = 001b
VM[2:0] = 010b
VM[2:0] = 011b
VM[2:0] = 100b
VM[2:0] = 101b
VM[2:0] = 110b
VM[2:0] = 111b
2.40
2.85
2.95
3.06
4.37
4.50
4.62
4.71
2.45
2.92
3.02
3.13
4.48
4.64
4.73
4.81
2.51
a
2.99
b
3.09
3.20
4.55
4.75
4.83
4.95
a. Always greater than 50 mV above V
PPOR
(PORLEV = 00) for falling supply.
b. Always greater than 50 mV above V
PPOR
(PORLEV = 01) for falling supply.
c. Always greater than 50 mV above
V
LVD0
.
d. Always greater than 50 mV above
V
LVD3
.
V
V
V
V
V
V
V
V
V
PUMP0
V
PUMP1
V
PUMP2
V
PUMP3
V
PUMP4
V
PUMP5
V
PUMP6
V
PUMP7
Vdd Value for PUMP Trip
VM[2:0] = 000b
VM[2:0] = 001b
VM[2:0] = 010b
VM[2:0] = 011b
VM[2:0] = 100b
VM[2:0] = 101b
VM[2:0] = 110b
VM[2:0] = 111b
2.45
2.96
3.03
3.18
4.54
4.62
4.71
4.89
2.55
3.02
3.10
3.25
4.64
4.73
4.82
5.00
2.62
c
3.09
3.16
3.32
d
4.74
4.83
4.92
5.12
V
V
V
V
V
V
V
V
相關(guān)PDF資料
PDF描述
CY8C21434-24LFX PSoC Mixed-Signal Array
CY8C21534-24LFX PSoC Mixed-Signal Array
CY8C21234-24PVX PSoC Mixed-Signal Array
CY8C21434-24PVX PSoC Mixed-Signal Array
CY8C21534-24PVX PSoC Mixed-Signal Array
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY8C21234-24PVX 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:PSoC Mixed-Signal Array
CY8C21234-24PX 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:PSoC Mixed-Signal Array
CY8C21234-24S 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:PSoC㈢ Mixed-Signal Array
CY8C21234-24SX 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:PSoC Mixed-Signal Array
CY8C2123424SXI 制造商:Cypress Semiconductor 功能描述: