- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378513 > CY8C21234-24LFX (Cypress Semiconductor Corp.) PQ I HIP6W DUET PDF資料下載
參數(shù)資料
| 型號： | CY8C21234-24LFX |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | PQ I HIP6W DUET |
| 中文描述： | PSoC混合信號陣列 |
| 文件頁數(shù)： | 19/35頁 |
| 文件大?。?/td> | 376K |
| 代理商： | CY8C21234-24LFX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁
April 20, 2005
Document No. 38-12025 Rev. *G
19
CY8C21x34 Final Data Sheet
3. Electrical Specifications
3.3.4
DC Switch Mode Pump Specifications
The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40
°
C
≤
T
A
≤
85
°
C, 3.0V to 3.6V and -40
°
C
≤
T
A
≤
85
°
C, or 2.4V to 3.0V and -40
°
C
≤
T
A
≤
85
°
C, respectively. Typical parameters
apply to 5V, 3.3V, or 2.7V at 25
°
C and are for design guidance only.
Figure 3-2. Basic Switch Mode Pump Circuit
Table 3-10. DC Switch Mode Pump (SMP) Specifications
Symbol
Description
Min
Typ
Max
Units
Notes
V
PUMP5V
5V Output Voltage from Pump
4.75
5.0
5.25
V
Configuration of footnote.
a
Average, neglecting
ripple. SMP trip voltage is set to 5.0V.
V
PUMP3V
3.3V Output Voltage from Pump
3.00
3.25
3.60
V
Configuration of footnote.
a
Average, neglecting
ripple. SMP trip voltage is set to 3.25V.
V
PUMP2V
2.6V Output Voltage from Pump
2.45
2.55
2.80
V
Configuration of footnote.
a
Average, neglecting
ripple. SMP trip voltage is set to 2.55V.
I
PUMP
Available Output Current
V
BAT
= 1.8V, V
PUMP
= 5.0V
V
BAT
= 1.5V, V
PUMP
= 3.25V
V
BAT
= 1.3V, V
PUMP
= 2.55V
5
8
8
–
–
–
–
–
–
mA
mA
mA
Configuration of footnote.
a
SMP trip voltage is set to 5.0V.
SMP trip voltage is set to 3.25V.
SMP trip voltage is set to 2.55V.
V
BAT5V
Input Voltage Range from Battery
1.8
–
5.0
V
Configuration of footnote.
a
SMP trip voltage is
set to 5.0V.
V
BAT3V
Input Voltage Range from Battery
1.0
–
3.3
V
Configuration of footnote.
a
SMP trip voltage is
set to 3.25V.
V
BAT2V
Input Voltage Range from Battery
1.0
–
2.8
V
Configuration of footnote.
a
SMP trip voltage is
set to 2.55V.
V
BATSTART
Minimum Input Voltage from Battery to Start Pump
1.2
–
–
V
Configuration of footnote.
a
0
o
C
≤
T
A
≤
100.
1.25V at T
A
= -40
o
C.
V
PUMP_Line
Line Regulation (over Vi range)
–
5
–
%V
O
Configuration of footnote.
a
V
O
is the “Vdd Value
for PUMP Trip” specified by the VM[2:0] setting
in the DC POR and LVD Specification,
Table 3-
12 on page 20
.
V
PUMP_Load
Load Regulation
–
5
–
%V
O
Configuration of footnote.
a
V
O
is the “Vdd Value
for PUMP Trip” specified by the VM[2:0] setting
in the DC POR and LVD Specification,
Table 3-
12 on page 20
.
V
PUMP_Ripple
Output Voltage Ripple (depends on cap/load)
–
100
–
mVpp
Configuration of footnote.
a
Load is 5 mA.
a. L
1
= 2
μ
H inductor, C
1
= 10
μ
F capacitor, D
1
= Schottky diode. See Figure3-2.
E
3
Efficiency
35
50
–
%
Configuration of footnote.
a
Load is 5 mA. SMP
trip voltage is set to 3.25V.
E
2
Efficiency
35
80
–
%
For I load = 1mA, V
PUMP
= 2.55V, V
BAT
= 1.3V,
10 uH inductor, 1 uF capacitor, and Schottky
diode.
F
PUMP
Switching Frequency
–
1.3
–
MHz
DC
PUMP
Switching Duty Cycle
–
50
–
%
Battery
C1
D1
+
PSoC
TM
Vdd
V ss
SMP
V
BAT
L
1
V
PUMP
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY8C21434-24LFX | PSoC Mixed-Signal Array |
| CY8C21534-24LFX | PSoC Mixed-Signal Array |
| CY8C21234-24PVX | PSoC Mixed-Signal Array |
| CY8C21434-24PVX | PSoC Mixed-Signal Array |
| CY8C21534-24PVX | PSoC Mixed-Signal Array |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY8C21234-24PVX | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:PSoC Mixed-Signal Array |
| CY8C21234-24PX | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:PSoC Mixed-Signal Array |
| CY8C21234-24S | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:PSoC㈢ Mixed-Signal Array |
| CY8C21234-24SX | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:PSoC Mixed-Signal Array |
| CY8C2123424SXI | 制造商:Cypress Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。