參數(shù)資料
型號(hào): CY8C21234-24LFX
廠(chǎng)商: Cypress Semiconductor Corp.
英文描述: PQ I HIP6W DUET
中文描述: PSoC混合信號(hào)陣列
文件頁(yè)數(shù): 17/35頁(yè)
文件大?。?/td> 376K
代理商: CY8C21234-24LFX
April 20, 2005
Document No. 38-12025 Rev. *G
17
CY8C21x34 Final Data Sheet
3. Electrical Specifications
3.3.2
DC General Purpose IO Specifications
The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40
°
C
T
A
85
°
C, 3.0V to 3.6V and -40
°
C
T
A
85
°
C, or 2.4V to 3.0V and -40
°
C
T
A
85
°
C, respectively. Typical parameters
apply to 5V, 3.3V, and 2.7V at 25
°
C and are for design guidance only.
Table 3-5. 5V and 3.3V DC GPIO Specifications
Symbol
R
PU
R
PD
V
OH
Description
Min
Typ
Max
Units
k
k
V
Notes
Pull-up Resistor
Pull-down Resistor
High Output Level
4
4
Vdd - 1.0
5.6
5.6
8
8
IOH = 10 mA, Vdd = 4.75 to 5.25V (8 total loads,
4 on even port pins (for example, P0[2], P1[4]),
4 on odd port pins (for example, P0[3], P1[5])).
IOL = 25 mA, Vdd = 4.75 to 5.25V (8 total loads,
4 on even port pins (for example, P0[2], P1[4]),
4 on odd port pins (for example, P0[3], P1[5])).
Vdd = 3.0 to 5.25.
Vdd = 3.0 to 5.25.
V
OL
Low Output Level
0.75
V
V
IL
V
IH
V
H
I
IL
C
IN
C
OUT
Input Low Level
Input High Level
Input Hysteresis
Input Leakage (Absolute Value)
Capacitive Load on Pins as Input
Capacitive Load on Pins as Output
2.1
60
1
3.5
3.5
0.8
V
V
mV
nA
pF
pF
10
10
Gross tested to 1
μ
A.
Package and pin dependent. Temp = 25
o
C.
Package and pin dependent. Temp = 25
o
C.
Table 3-6. 2.7V DC GPIO Specifications
Symbol
R
PU
R
PD
V
OH
Description
Min
Typ
Max
Units
k
k
V
Notes
Pull-up Resistor
Pull-down Resistor
High Output Level
4
4
Vdd - 0.4
5.6
5.6
8
8
IOH = 2.5 mA (6.25 Typ), Vdd = 2.4 to 3.0V (16
mA maximum, 50 mA Typ combined IOH bud-
get).
IOL = 10 mA, Vdd = 2.4 to 3.0V (90 mA maxi-
mum combined IOL budget).
Vdd = 2.4 to 3.0.
Vdd = 2.4 to 3.0.
V
OL
Low Output Level
0.75
V
V
IL
V
IH
V
H
I
IL
C
IN
C
OUT
Input Low Level
Input High Level
Input Hysteresis
Input Leakage (Absolute Value)
Capacitive Load on Pins as Input
Capacitive Load on Pins as Output
2.0
90
1
3.5
3.5
0.75
10
10
V
V
mV
nA
pF
pF
Gross tested to 1
μ
A.
Package and pin dependent. Temp = 25
o
C.
Package and pin dependent. Temp = 25
o
C.
相關(guān)PDF資料
PDF描述
CY8C21434-24LFX PSoC Mixed-Signal Array
CY8C21534-24LFX PSoC Mixed-Signal Array
CY8C21234-24PVX PSoC Mixed-Signal Array
CY8C21434-24PVX PSoC Mixed-Signal Array
CY8C21534-24PVX PSoC Mixed-Signal Array
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY8C21234-24PVX 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:PSoC Mixed-Signal Array
CY8C21234-24PX 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:PSoC Mixed-Signal Array
CY8C21234-24S 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:PSoC㈢ Mixed-Signal Array
CY8C21234-24SX 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:PSoC Mixed-Signal Array
CY8C2123424SXI 制造商:Cypress Semiconductor 功能描述: