參數(shù)資料
型號: CY7C43686
廠商: Cypress Semiconductor Corp.
英文描述: 16K x36/x18x2 Tri Bus FIFO(16K x36/x18x2 三路總線先進先出)
中文描述: 16K的x36/x18x2三總線的FIFO(16K的x36/x18x2三路總線先進先出)
文件頁數(shù): 25/40頁
文件大?。?/td> 577K
代理商: CY7C43686
CY7C43626
CY7C43636/CY7C43646
CY7C43666/CY7C43686
25
PRELIMINARY
Notes:
38. If Port C size is word or byte, FFC is set LOW by the last word or byte write of the long word, respectively.
39. t
is the minimum time between a rising CLKA edge and a rising CLKB edge for FFC to transition HIGH in the next CLKB cycle. If the time between
the rising CLKA edge and rising CLKC edge is less than t
SKEW1
, then the transition of FFC HIGH may occur one CLKC cycle later than shown.
Switching Waveforms
(continued)
t
CLKH
t
CLKL
t
ENS
t
ENH
t
A
LOW
LOW
HIGH
FIFO2 Full
t
ENS
t
ENH
t
WFF
t
WFF
t
CLKH
t
CLKL
t
CLK
t
CLK
t
SKEW1[39]
t
DH
t
DS
t
ENH
t
ENS
Previous Word in FIFO2
Output Register
Next Word From FIFO2
To FIFO2
LOW
CLKA
CSA
W/RA
MBA
ENA
EFA/ORA
A
0
35
CLKC
FFC/IRC
MBC
ENB
C
0
17
FFC Flag Timing and First Available Write when FIFO2 is Full (CY Standard Mode)
[38]
相關PDF資料
PDF描述
CY7C43662AV 3.3V 4K x36 x2 Bidirectional Synchronous FIFO(3.3V 4K x36 x2 雙向同步先進先出)
CY7C43682AV 3.3V 16K x36 x2 Bidirectional Synchronous FIFO(3.3V 16K x36 x2 雙向同步先進先出)
CY7C43663AV 3.3V 4K x36 Unidirectional Synchronous FIFO w/ Bus Matching(3.3V 4K x36 單向同步先進先出帶總線匹配)
CY7C43683AV 3.3V 16K x36 Unidirectional Synchronous FIFO w/ Bus Matching(3.3V 16K x36 單向同步先進先出帶總線匹配)
CY7C43664AV 3.3V 4K x36 x2 Bidirectional Synchronous FIFO w/ Bus Matching(3.3V 4K x36 x2 雙向同步先進先出帶總線匹配)
相關代理商/技術參數(shù)
參數(shù)描述
CY7C43686-15AC 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY7C43686AV-7AC 制造商:Cypress Semiconductor 功能描述:FIFO Mem Sync Triple Depth/Width Tri-Bus 16K x 36/16K x 18 x 2 128-Pin TQFP
CY7C439-40DMB 制造商:Cypress Semiconductor 功能描述:
CY7C441-14JC 制造商:Cypress Semiconductor 功能描述:FIFO Mem Sync Dual Width Uni-Dir 512 x 9 32-Pin PLCC
CY7C441-30JC 制造商:Cypress Semiconductor 功能描述:FIFO, 512 x 9, Synchronous, 32 Pin, Plastic, PLCC