- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379094 > CY7C43683AV (Cypress Semiconductor Corp.) 3.3V 16K x36 Unidirectional Synchronous FIFO w/ Bus Matching(3.3V 16K x36 單向同步先進(jìn)先出帶總線匹配) PDF資料下載
參數(shù)資料
| 型號(hào)： | CY7C43683AV |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 3.3V 16K x36 Unidirectional Synchronous FIFO w/ Bus Matching(3.3V 16K x36 單向同步先進(jìn)先出帶總線匹配) |
| 中文描述： | 3.3 16K的x36單向同步FIFO瓦特/總線匹配（3.3 16K的x36單向同步先進(jìn)先出帶總線匹配） |
| 文件頁數(shù)： | 20/28頁 |
| 文件大?。?/td> | 420K |
| 代理商： | CY7C43683AV |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
CY7C43643AV
CY7C43663AV/CY7C43683AV
20
PRELIMINARY
Signal Description
Master Reset (MRS1
,
MRS2)
The FIFO memory of the CY7C436X3AV undergoes a com-
plete reset by taking its associated Master Reset (MRS1,
MRS2) input LOW for at least four Port A clock (CLKA) and
four Port B clock (CLKB) LOW-to-HIGH transitions. The Mas-
ter Reset input can switch asynchronously to the clocks. A
Master Reset initializes the internal read and write pointers
and forces the Full/Input Ready flag (FF/IR) LOW, the Empty/
Output Ready flag (EF/OR) LOW, the Almost Empty flag (AE)
LOW, and the Almost Full flag (AF) HIGH. A Master Reset also
forces the Mailbox flag (MBF1, MBF2) of the parallel mailbox
register HIGH. After a Master Reset, the FIFO
’
s Full/Input
Ready flag is set HIGH after two clock cycles to begin normal
operation. A Master Reset must be performed on the FIFO
after power up, before data is written to its memory.
A LOW-to-HIGH transition on a FIFO Master Reset (MRS1,
MRS2) input latches the value of the Big Endian (BE) input,
determining the order by which bytes are transferred through
Port B.
A LOW-to-HIGH transition on a FIFO reset (MRS1, MRS2)
input latches the values of the Flag Select (FS0, FS1) and
Serial Programming Mode (SPM) inputs for choosing the Al-
most Full and Almost Empty offset programming method (see
Almost Empty and Almost Full flag offset programming below).
Partial Reset (PRS)
Each of the two FIFO memories of the CY7C436X3AV under-
goes a limited reset by taking its associated Partial Reset
(PRS) input LOW for at least four Port A clock (CLKA) and four
Port B clock (CLKB) LOW-to-HIGH transitions. The Partial Re-
set inputs can switch asynchronously to the clocks. A Partial
Reset initializes the internal read and write pointers and forces
the Full/Input Ready flag (FF/IR) LOW, the Empty/Output
Ready flag (EF/OR) LOW, the Almost Empty flag (AE) LOW,
and the Almost Full flag (AF) HIGH. A Partial Reset also forces
the Mailbox flag (MBF1, MBF2) of the parallel mailbox register
HIGH. After a Partial Reset, the FIFO
’
s Full/Input Ready flag
is set HIGH after two clock cycles to begin normal operation.
Whatever flag offsets, programming method (parallel or seri-
al), and timing mode (FWFT or CY Standard mode) are cur-
rently selected at the time a Partial Reset is initiated, those
settings will remain unchanged upon completion of the reset
operation. A Partial Reset may be useful in the case where
reprogramming a FIFO following a Master Reset would be in-
convenient.
Big Endian/First-Word Fall-Through (BE/FWFT)
This is a dual-purpose pin. At the time of Master Reset, the BE
select function is active, permitting a choice of Big or Little
Endian byte arrangement for data written to or read from Port
B. This selection determines the order by which bytes (or
words) of data are transferred through this port. For the follow-
ing illustrations, assume that a byte (or word) bus size has
been selected for Port B. (Note that when Port B is configured
for a long-word size, the Big Endian function has no application
and the BE input is a
“
don
’
t care.
”
)
A HIGH on the BE/FWFT input when the Master Reset (MRS1,
MRS2) inputs go from LOW to HIGH will select a Big Endian
arrangement. When data is moving in the direction from Port
A to Port B, the most significant byte (word) of the long-word
written to Port A will be read from Port B first; the least signif-
icant byte (word) of the long-word written to Port A will be read
from Port B last. When data is moving in the direction from Port
B to Port A, the byte (word) written to Port B first will be read
from Port A as the most significant byte (word) of the long-
word; the byte (word) written to Port B last will be read from
Port A as the least significant byte (word) of the long-word.
A LOW on the BE/FWFT input when the Master Reset (MRS1,
MRS2) inputs go from LOW to HIGH will select a Little Endian
arrangement. When data is moving in the direction from Port
A to Port B, the least significant byte (word) of the long-word
written to Port A will be read from Port B first; the most signif-
icant byte (word) of the long-word written to Port A will be read
from Port B last. When data is moving in the direction from Port
B to Port A, the byte (word) written to Port B first will be read
from port A as the least significant byte (word) of the long-
word; the byte (word) written to Port B last will be read from
Port A as the most significant byte (word) of the long-word.
After Master Reset, the FWFT select function is active, permit-
ting a choice between two possible timing modes: CY Stan-
dard Mode or First-Word Fall-Through (FWFT) Mode. Once
the Master Reset (MRS1, MRS2) input is HIGH, a HIGH on the
BE/FWFT input at the second LOW-to-HIGH transition of
CLKA will select CY Standard Mode. This mode uses the Emp-
ty Flag function (EF) to indicate whether or not there are any
words present in the FIFO memory. It uses the Full Flag func-
tion (FF) to indicate whether or not the FIFO memory has any
free space for writing. In CY Standard Mode, every word read
from the FIFO, including the first, must be requested using a
formal read operation.
Once the Master Reset (MRS1, MRS2) input is HIGH, a LOW
on the BE/FWFT input during the next LOW-to-HIGH transition
of CLKA will select FWFT Mode. This mode uses the Output
Ready function (OR) to indicate whether or not there is valid
data at the data outputs (B
0
–
35
). It also uses the Input Ready
function (IR) to indicate whether or not the FIFO memory has
any free space for writing. In the FWFT mode, the first word
written to an empty FIFO goes directly to data outputs, no read
request necessary. Subsequent words must be accessed by
performing a formal read operation.
Following Master Reset, the level applied to the BE/FWFT in-
put to choose the desired timing mode must remain static
throughout the FIFO operation.
Programming the Almost Empty and Almost Full Flags
Two registers in the CY7C436X3AV are used to hold the offset
values for the Almost Empty and Almost Full flags. The Port A
Almost Empty flag (AE) offset register is labeled X. The Port B
Almost Full flag (AF) offset register is labeled Y. The index of
each register name corresponds with preset values during the
reset of a FIFO, programmed in parallel using the FIFO
’
s Port
A data inputs, or programmed in serial using the Serial Data
(SD) input (see
Table 1
).
To load a FIFO
’
s Almost Empty flag and Almost Full flag offset
registers with one of the three preset values listed in
Table 1
,
the Serial Program Mode (SPM) and at least one of the flag-
select inputs must be HIGH during the LOW-to-HIGH transition
of its Master Reset input (MRS1, MRS2). For example, to load
the preset value of 64 into X and Y, SPM, FS0 and FS1 must
be HIGH when the FIFO reset (MRS1, MRS2) returns HIGH.
When using one of the preset values for the flag offsets, the
FIFO can be reset simultaneously or at different times.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C43664AV | 3.3V 4K x36 x2 Bidirectional Synchronous FIFO w/ Bus Matching(3.3V 4K x36 x2 雙向同步先進(jìn)先出帶總線匹配) |
| CY7C43644AV | 3.3V 1Kx36 x2 Bidirectional Synchronous FIFO w/ Bus Matching(3.3V 1K x36 x2 雙向同步先進(jìn)先出帶總線匹配) |
| CY7C43684AV | 3.3V 16K x36 x2 Bidirectional Synchronous FIFO w/ Bus Matching(3.3V 16K x36 x2 雙向同步先進(jìn)先出帶總線匹配) |
| CY7C43666AV | 3.3V 4K x36/x18x2 Tri Bus FIFO(3.3V 4K x36/x18x2 三路總線先進(jìn)先出) |
| CY7C43686AV | 3.3V 16K x36/x18x2 Tri Bus FIFO(3.3V 16K x36/x18x2 三路總線先進(jìn)先出) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C43683AV-15AC | 制造商:Cypress Semiconductor 功能描述:FIFO Mem Sync Dual Depth/Width Uni-Dir 16K x 36 128-Pin TQFP 制造商:Rochester Electronics LLC 功能描述:3.3V SYNC FIFO W/BUS MATCHING 16K X36 (NOT IDT COMPAT) - Bulk |
| CY7C43684-10AC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CY7C43684AV-10AC | 制造商:Cypress Semiconductor 功能描述:FIFO Mem Sync Dual Depth/Width Bi-Dir 16K x 36 x 2 128-Pin TQFP 制造商:Rochester Electronics LLC 功能描述:3.3V BIDIR SYNC FIFO W/ BUS MATCHING 16KX32X2 - Bulk |
| CY7C43686-15AC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CY7C43686AV-7AC | 制造商:Cypress Semiconductor 功能描述:FIFO Mem Sync Triple Depth/Width Tri-Bus 16K x 36/16K x 18 x 2 128-Pin TQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。