- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379094 > CY7C43626 (Cypress Semiconductor Corp.) 256 x36/x18x2 Tri Bus FIFO(256 x36/x18x2 三路總線先進先出) PDF資料下載
參數(shù)資料
| 型號： | CY7C43626 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 256 x36/x18x2 Tri Bus FIFO(256 x36/x18x2 三路總線先進先出) |
| 中文描述： | 256 x36/x18x2三總線的FIFO（256 x36/x18x2三路總線先進先出） |
| 文件頁數(shù)： | 26/40頁 |
| 文件大?。?/td> | 577K |
| 代理商： | CY7C43626 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
CY7C43626
CY7C43636/CY7C43646
CY7C43666/CY7C43686
26
PRELIMINARY
Notes:
40. FIFO1 Write (CSA = LOW, W/RA = LOW, MBA = LOW), FIFO1 Read (CSB = LOW, W/RB = HIGH, MBB = LOW). Data in the FIFO1 output register has been
read from the FIFO.
41. If Port B size is word or byte, AEB is set LOW by the last word or byte read from FIFO1, respectively.
42. t
is the minimum time between a rising CLKA edge and a rising CLKB edge for AEB to transition HIGH in the next CLKB cycle. If the time between
the rising CLKA edge and rising CLKB edge is less than t
, then AEB may transition HIGH one CLKB cycle later than shown.
43. FIFO2 Write (MBB = LOW), FIFO2 Read (CSA = LOW, W/RA = LOW, MBA = LOW). Data in the FIFO2 output register has been read from the FIFO.
44. If Port C size is word or byte, t
is referenced to the rising CLKC edge that writes the last word or byte of the long word, respectively.
45. t
is the minimum time between a rising CLKC edge and a rising CLKA edge for AEA to transition HIGH in the next CLKA cycle. If the time between
the rising CLKC edge and rising CLKA edge is less than t
SKEW2
, then AEA may transition HIGH one CLKA cycle later than shown.
Switching Waveforms
(continued)
t
PAE
t
PAE
t
ENH
t
ENS
t
SKEW2[42]
t
ENS
t
ENH
X1 Word in FIFO1
(X1+1)Words in FIFO1
CLKA
ENA
CLKB
AEB
RENB
Timing for AEB when FIFO2 is Almost Empty (CY Standard and FWFT Modes)
[40, 41]
t
PAE
t
PAE
t
ENH
t
ENS
t
SKEW2[45]
t
ENS
t
ENH
X2 Word in FIFO2
(X2+1) Words in FIFO2
CLKC
WENC
CLKA
AEA
ENA
Timing for AEA when FIFO2 is Almost Empty (CY Standard and FWFT Modes)
[43, 44]
相關PDF資料 |
PDF描述 |
|---|---|
| CY7C43646 | 1K x36/x18x2 Tri Bus FIFO(1K x36/x18x2 三路總線 先進先出) |
| CY7C43666 | 4K x36/x18x2 Tri Bus FIFO(4K x36/x18x2 三路總線先進先出) |
| CY7C43686 | 16K x36/x18x2 Tri Bus FIFO(16K x36/x18x2 三路總線先進先出) |
| CY7C43662AV | 3.3V 4K x36 x2 Bidirectional Synchronous FIFO(3.3V 4K x36 x2 雙向同步先進先出) |
| CY7C43682AV | 3.3V 16K x36 x2 Bidirectional Synchronous FIFO(3.3V 16K x36 x2 雙向同步先進先出) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C43642-10AC | 制造商:Cypress Semiconductor 功能描述:FIFO Mem Sync Dual Depth/Width Bi-Dir 1K x 36 x 2 120-Pin TQFP |
| CY7C43643-15AC | 制造商:Cypress Semiconductor 功能描述:FIFO Mem Sync Dual Depth/Width Uni-Dir 1K x 36 128-Pin TQFP 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CY7C43643AV-10AC | 制造商:Cypress Semiconductor 功能描述:FIFO Mem Sync Dual Depth/Width Uni-Dir 1K x 36 128-Pin TQFP |
| CY7C43643AV-15AC | 制造商:Cypress Semiconductor 功能描述:FIFO Mem Sync Dual Depth/Width Uni-Dir 1K x 36 128-Pin TQFP |
| CY7C43643AV-7AC | 制造商:Cypress Semiconductor 功能描述:FIFO Mem Sync Dual Depth/Width Uni-Dir 1K x 36 128-Pin TQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復。