參數(shù)資料
型號: CY7C1487V33-133BGC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: DRAM
英文描述: 2M x 36/4M x 18/1M x 72 Flow-through SRAM
中文描述: 1M X 72 CACHE SRAM, 6.5 ns, PBGA209
封裝: 14 X 22 MM, 1.76 MM HEIGHT, PLASTIC, FBGA-209
文件頁數(shù): 7/30頁
文件大?。?/td> 638K
代理商: CY7C1487V33-133BGC
PRELIMINARY
CY7C1481V33
CY7C1483V33
CY7C1487V33
Document #: 38-05284 Rev. *A
Page 7 of 30
Pin Configurations
(continued)
A
B
C
D
E
F
G
H
J
K
L
M
N
P
R
T
U
V
W
1
2
3
4
5
6
7
8
9
11
10
DQg
DQg
DQg
DQg
DQg
DQg
DQg
DQg
DQc
DQc
DQc
DQc
NC
DPg
DQh
DQh
DQh
DQh
DQd
DQd
DQd
DQd
DPd
DPc
DQc
DQc
DQc
DQc
NC
DQh
DQh
DQh
DQh
DPh
DQd
DQd
DQd
DQd
DQb
DQb
DQb
DQb
DQb
DQb
DQb
DQb
DQf
DQf
DQf
DQf
NC
DPf
DQa
DQa
DQa
DQa
DQe
DQe
DQe
DQe
DPa
DPb
DQf
DQf
DQf
DQf
NC
DQa
DQa
DQa
DQa
DPe
DQe
DQe
DQe
DQe
A
ADSP
ADV
A
NC
NC
A
A
A
A
A
A
A
A
A
A
A1
A0
A
A
A
A
A
A
NC
NC
NC
GW
NC
NC
BWS
b
BWS
f
BWS
e
BWS
a
BWS
c
BWS
g
BWS
d
BWS
h
TMS
TDI
TDO
TCK
NC
NC
MODE
NC
V
SS
V
SS
NC
CLK
NC
V
SS
V
DD
V
DD
V
DD
V
DD
V
DD
V
DD
V
DD
V
DD
V
DD
V
DD
V
DD
V
DD
V
DD
V
SS
V
SS
V
SS
V
SS
V
SS
V
SS
V
SS
V
SS
NC
V
DD
NC
OE
CE
3
CE
1
CE
2
ADSC
BW
V
SS
V
SS
V
SS
V
SS
V
SS
V
SS
V
SS
ZZ
V
SS
V
SS
V
SS
V
SS
NC
V
DDQ
V
SS
V
SS
NC
V
SS
V
SSQ
V
SS
V
SS
V
SS
V
SS
NC
V
SS
V
DDQ
V
DDQ
V
DDQ
V
DDQ
V
DDQ
NC
V
DDQ
V
DDQ
V
DDQ
V
DDQ
NC
V
DDQ
V
DDQ
V
DDQ
V
DDQ
NC
V
DDQ
V
DDQ
V
DDQ
V
DDQ
V
DDQ
V
DDQ
V
DDQ
V
DDQ
V
DDQ
V
DDQ
209-ball BGA (This package is offered on opportunity basis)
CY7C1487V33 (1M x72)
Pin Definitions
Pin Name
A0
A1
A
BW
a
BW
b
BW
c
BW
d
BW
e
BW
f
BW
g
BW
h
GW
I/O
Input-
Pin Description
Synchronous
Address Inputs used to select one of the address locations
. Sampled at the rising edge of
the CLK if ADSP or ADSC is active LOW, and CE
1
,
CE
2
, and
CE
3
are sampled active. A
[1:0]
feed the two-bit counter.
Byte Write Select Inputs, active LOW
. Qualified with BWE to conduct byte writes to the SRAM.
Sampled on the rising edge of CLK.
Input-
Synchronous
Input-
Synchronous
Global Write Enable Input, active LOW
. When asserted LOW on the rising edge of CLK, a
global write is conducted (ALL bytes are written, regardless of the values on BW
a,b,c,d,e,f,g,h
and
BWE).
Byte Write Enable Input, active LOW
. Sampled on the rising edge of CLK. This signal must
be asserted LOW to conduct a byte write.
BWE
Input-
Synchronous
相關(guān)PDF資料
PDF描述
CY7C1483V33 2M x 36/4M x 18/1M x 72 Flow-through SRAM
CY7C1483V33-100AC 2M x 36/4M x 18/1M x 72 Flow-through SRAM
CY7C1483V33-100BGC 2M x 36/4M x 18/1M x 72 Flow-through SRAM
CY7C1483V33-100BZC 2M x 36/4M x 18/1M x 72 Flow-through SRAM
CY7C1483V33-117AC 2M x 36/4M x 18/1M x 72 Flow-through SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C149 WAF 制造商:Cypress Semiconductor 功能描述:
CY7C149-45PC 功能描述:1KX4 18-PIN SRAM RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲器:EEPROMs - 串行 存儲器類型:EEPROM 存儲容量:4K (512 x 8) 速度:400kHz 接口:I²C,2 線串口 電源電壓:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:8-MFP 包裝:帶卷 (TR)
CY7C150-10DC 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY7C150-15PC 制造商:Rochester Electronics LLC 功能描述:4K (1K X 4)- 24 PIN 300 MIL SEPARATE I/O & RESET SRAM - Bulk
CY7C15025PC 制造商:CYPRESS 功能描述:*