參數(shù)資料
型號(hào): CY7C1462AV25
廠商: Cypress Semiconductor Corp.
英文描述: 36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL Architecture(帶NoBL結(jié)構(gòu)的36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM)
中文描述: 36兆位(1米x 36/2M x 18/512K × 72)流水線的SRAM架構(gòu)的總線延遲(帶總線延遲結(jié)構(gòu)的36兆位(1米x 36/2M x 18/512K × 72)流水線的SRAM)
文件頁(yè)數(shù): 9/27頁(yè)
文件大?。?/td> 465K
代理商: CY7C1462AV25
CY7C1460AV25
CY7C1462AV25
CY7C1464AV25
Document #: 38-05354 Rev. *D
Page 9 of 27
Partial Write Cycle Description
[1, 2, 3, 8]
Function (CY7C1460AV25)
WE
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
BW
d
X
H
H
H
H
H
H
H
H
L
L
L
L
L
L
L
L
BW
c
X
H
H
H
H
L
L
LL
L
H
H
H
H
L
L
L
L
BW
b
X
H
H
L
L
H
H
L
L
H
H
L
L
H
H
L
L
BW
a
X
H
L
H
L
H
L
H
L
H
L
H
L
H
L
H
L
Read
Write – No bytes written
Write Byte a – (DQ
a
and
DQP
a
)
Write Byte b – (DQ
b
and
DQP
b
)
Write Bytes b, a
Write Byte c – (DQ
c
and
DQP
c
)
Write Bytes c, a
Write Bytes c, b
Write Bytes c, b, a
Write Byte d – (DQ
d
and
DQP
d
)
Write Bytes d, a
Write Bytes d, b
Write Bytes d, b, a
Write Bytes d, c
Write Bytes d, c, a
Write Bytes d, c, b
Write All Bytes
Function (CY7C1462AV25)
WE
H
L
L
L
L
BW
b
X
H
H
L
L
BW
a
X
H
L
H
L
Read
Write – No Bytes Written
Write Byte a – (DQ
a
and
DQP
a
)
Write Byte b – (DQ
b
and
DQP
b
)
Write Both Bytes
Function (CY7C1464AV25)
WE
H
L
L
L
BW
x
X
H
L
Read
Write – No Bytes Written
Write Byte X
(DQ
x
and
DQP
x)
Write All Bytes
All BW = L
Note:
8. Table only lists a partial listing of the byte write combinations. Any combination of BW
X
is valid. Appropriate write will be done based on which byte write is active.
相關(guān)PDF資料
PDF描述
CY7C1460AV33 36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL Architecture(帶NoBL結(jié)構(gòu)的36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM)
CY7C1464AV33 36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL Architecture(帶NoBL結(jié)構(gòu)的36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM)
CY7C1462AV33 36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL Architecture(帶NoBL結(jié)構(gòu)的36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM)
CY7C1472V33-167AXI 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL Architecture
CY7C1472V33-167BZXI 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL Architecture
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C1462AV25-167BZI 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 36MB (2Mx18) 2.5v 167MHz 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CY7C1462AV25-200AXC 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 2Mx18 2.5V NoBL PL 靜態(tài)隨機(jī)存取存儲(chǔ)器 COM RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CY7C1462AV25-200AXCT 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 2Mx18 2.5V NoBL PL 靜態(tài)隨機(jī)存取存儲(chǔ)器 COM RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CY7C1462AV25-250AXC 制造商:Cypress Semiconductor 功能描述:SRAM Chip Sync Dual 2.5V 36M-Bit 2M x 18 2.6ns 100-Pin TQFP
CY7C1462AV33-167AXC 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 2Mx18 3.3V NoBL PL 靜態(tài)隨機(jī)存取存儲(chǔ)器 COM RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray