- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379070 > CY7C1386C (Cypress Semiconductor Corp.) 18-Mb (512K x 36/1M x 18) Pipelined DCD Sync SRAM PDF資料下載
參數(shù)資料
| 型號： | CY7C1386C |
| 廠商： | Cypress Semiconductor Corp. |
| 元件分類： | DRAM |
| 英文描述： | 18-Mb (512K x 36/1M x 18) Pipelined DCD Sync SRAM |
| 中文描述： | 18 MB的（為512k × 36/1M × 18）流水線雙氰胺同步靜態(tài)存儲器 |
| 文件頁數(shù)： | 16/34頁 |
| 文件大小： | 554K |
| 代理商： | CY7C1386C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
CY7C1386C
CY7C1387C
Document #: 38-05239 Rev. *B
Page 16 of 34
possible to capture all other signals and simply ignore the
value of the CLK captured in the boundary scan register.
Once the data is captured, it is possible to shift out the data by
putting the TAP into the Shift-DR state. This places the
boundary scan register between the TDI and TDO balls.
Note that since the PRELOAD part of the command is not
implemented, putting the TAP to the Update-DR state while
performing a SAMPLE/PRELOAD instruction will have the
same effect as the Pause-DR command.
BYPASS
When the BYPASS instruction is loaded in the instruction
register and the TAP is placed in a Shift-DR state, the bypass
register is placed between the TDI and TDO balls. The
advantage of the BYPASS instruction is that it shortens the
boundary scan path when multiple devices are connected
together on a board.
Reserved
These instructions are not implemented but are reserved for
future use. Do not use these instructions.
TAP Timing
tTL
Test Clock
(TCK)
1
2
3
4
5
6
Test Mode Select
(TMS)
tTH
Test Data-Out
(TDO)
tCYC
Test Data-In
(TDI)
tTMSH
tTMSS
tTDIH
tTDIS
tTDOX
tTDOV
DON’T CARE
UNDEFINED
TAP AC Switching Characteristics
Over the operating Range
[10, 11]
Parameter
Symbol
Min
Max
Units
Clock
TCK Clock Cycle Time
TCK Clock Frequency
TCK Clock HIGH time
TCK Clock LOW time
Output Times
TCK Clock LOW to TDO Valid
TCK Clock LOW to TDO Invalid
Setup Times
TMS Set-Up to TCK Clock Rise
TDI Set-Up to TCK Clock Rise
Capture Set-Up to TCK Rise
Hold Times
TMS hold after TCK Clock Rise
TDI Hold after Clock Rise
Capture Hold after Clock Rise
t
TCYC
t
TF
t
TH
t
TL
100
ns
MHz
ns
ns
10
40
40
t
TDOV
t
TDOX
20
ns
ns
0
t
TMSS
t
TDIS
t
CS
10
10
10
ns
ns
t
TMSH
t
TDIH
t
CH
10
10
10
ns
ns
ns
Notes:
10.
CS and
t
CH refer to the setup and hold time requirements of latching data from the boundary scan register.
11. Test conditions are specified using the load in TAP AC test Conditions. t
R
/t
F
= 1ns.
相關PDF資料 |
PDF描述 |
|---|---|
| CY7C1386C-225BZC | 18-Mb (512K x 36/1M x 18) Pipelined DCD Sync SRAM |
| CY7C1387C-225BZC | 18-Mb (512K x 36/1M x 18) Pipelined DCD Sync SRAM |
| CY7C1386C-167BG | 18-Mb (512K x 36/1M x 18) Pipelined DCD Sync SRAM |
| CY7C1386C-167BGC | 18-Mb (512K x 36/1M x 18) Pipelined DCD Sync SRAM |
| CY7C1386C-167BZC | 18-Mb (512K x 36/1M x 18) Pipelined DCD Sync SRAM |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C1386C-133AC | 制造商:Cypress Semiconductor 功能描述:16MB (512KX36) 3.3V SYNC-PIPE (DOUBLE CYCLE-DESELECT) SRAM - Bulk |
| CY7C1386C-167AC | 功能描述:IC SRAM 18MBIT 167MHZ 100LQFP RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:96 系列:- 格式 - 存儲器:閃存 存儲器類型:FLASH 存儲容量:16M（2M x 8，1M x 16） 速度:70ns 接口:并聯(lián) 電源電壓:2.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP（0.724"，18.40mm 寬） 供應商設備封裝:48-TSOP 包裝:托盤 |
| CY7C1386C-167AI | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Sync Single 3.3V 18M-Bit 512K x 36 3.4ns 100-Pin TQFP 制造商:Rochester Electronics LLC 功能描述:16MB (512KX36) 3.3V SYNC-PIPE (DOUBLE CYCLE-DESELECT) SRAM - Bulk |
| CY7C1386D-167AXC | 功能描述:靜態(tài)隨機存取存儲器 512Kx36 3.3V COM 2CD Sync PL 靜態(tài)隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C1386D-167AXCT | 功能描述:靜態(tài)隨機存取存儲器 512Kx36 3.3V COM 2CD Sync PL 靜態(tài)隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。