參數(shù)資料
型號: CY7C1355C-100AI
廠商: Cypress Semiconductor Corp.
英文描述: 9-Mbit (256K x 36/512K x 18) Flow-Through SRAM with NoBL Architecture
中文描述: 9兆位(256 × 36/512K × 18)流體系結構,通過與總線延遲靜態(tài)存儲器
文件頁數(shù): 18/32頁
文件大?。?/td> 496K
代理商: CY7C1355C-100AI
PRELIMINARY
CY7C1355C
CY7C1357C
Document #: 38-05539 Rev. **
Page 18 of 33
Identification Register Definitions
Instruction Field
CY7C1355C
(256Kx36)
CY7C1357C
(512Kx18)
Description
Revision Number (31:29)
010
010
Describes the version number
Device Depth (28:24)
01010
01010
Reserved for Internal Use
Device Width (23:18)
001001
001001
Defines memory type and architecture
Cypress Device ID (17:12)
100110
010110
Defines width and density
Cypress JEDEC ID Code (11:1)
00000110100
00000110100
Allows unique identification of SRAM vendor
ID Register Presence Indicator (0)
1
1
Indicates the presence of an ID register
Scan Register Sizes
Register Name
Bit Size (x36)
Bit Size (x18)
Instruction
3
3
Bypass
1
1
ID
32
32
Boundary Scan Order (119-ball BGA package)
85
85
Boundary Scan Order (165-ball fBGA package)
89
89
Identification Codes
Instruction
Code
Description
EXTEST
000
Captures I/O ring contents. Places the boundary scan register between TDI and TDO.
Forces all SRAM outputs to High-Z state. This instruction is not 1149.1 compliant.
IDCODE
001
Loads the ID register with the vendor ID code and places the register between TDI and
TDO. This operation does not affect SRAM operations.
SAMPLE Z
010
Captures I/O ring contents. Places the boundary scan register between TDI and TDO.
Forces all SRAM output drivers to a High-Z state.
RESERVED
011
Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD
100
Captures I/O ring contents. Places the boundary scan register between TDI and TDO.
Does not affect SRAM operation. This instruction does not implement 1149.1 preload
function and is therefore not 1149.1 compliant.
RESERVED
101
Do Not Use: This instruction is reserved for future use.
RESERVED
110
Do Not Use: This instruction is reserved for future use.
BYPASS
111
Places the bypass register between TDI and TDO. This operation does not affect SRAM
operations.
相關PDF資料
PDF描述
CY7C1355C-100BGC 9-Mbit (256K x 36/512K x 18) Flow-Through SRAM with NoBL Architecture
CY7C1355C-100BGI 9-Mbit (256K x 36/512K x 18) Flow-Through SRAM with NoBL Architecture
CY7C1355C-100BZC 9-Mbit (256K x 36/512K x 18) Flow-Through SRAM with NoBL Architecture
CY7C1355C-100BZI 9-Mbit (256K x 36/512K x 18) Flow-Through SRAM with NoBL Architecture
CY7C1355C-117AC 9-Mbit (256K x 36/512K x 18) Flow-Through SRAM with NoBL Architecture
相關代理商/技術參數(shù)
參數(shù)描述
CY7C1355C-100AXC 功能描述:IC SRAM 9MBIT 100MHZ 100LQFP RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:NoBL™ 標準包裝:96 系列:- 格式 - 存儲器:閃存 存儲器類型:FLASH 存儲容量:16M(2M x 8,1M x 16) 速度:70ns 接口:并聯(lián) 電源電壓:2.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP(0.724",18.40mm 寬) 供應商設備封裝:48-TSOP 包裝:托盤
CY7C1355C-100AXCT 功能描述:IC SRAM 9MBIT 100MHZ 100LQFP RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:NoBL™ 標準包裝:1,000 系列:- 格式 - 存儲器:RAM 存儲器類型:移動 SDRAM 存儲容量:256M(8Mx32) 速度:133MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.95 V 工作溫度:-40°C ~ 85°C 封裝/外殼:90-VFBGA 供應商設備封裝:90-VFBGA(8x13) 包裝:帶卷 (TR) 其它名稱:557-1327-2
CY7C1355C-100AXI 制造商:Cypress Semiconductor 功能描述:
CY7C1355C-100BGC 功能描述:靜態(tài)隨機存取存儲器 256Kx36 3.3V NoBL Sync FT 靜態(tài)隨機存取存儲器 COM RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CY7C1355C-100BGCT 功能描述:靜態(tài)隨機存取存儲器 256Kx36 3.3V NoBL Sync FT 靜態(tài)隨機存取存儲器 COM RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray