- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380169 > CY62177DV30 (Cypress Semiconductor Corp.) 16-Mbit (2M x 8) Static RAM PDF資料下載
參數(shù)資料
| 型號： | CY62177DV30 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 16-Mbit (2M x 8) Static RAM |
| 中文描述： | 16兆位（2米× 8）靜態(tài)RAM |
| 文件頁數(shù)： | 5/10頁 |
| 文件大?。?/td> | 856K |
| 代理商： | CY62177DV30 |
Document #: 001-07721 Rev. *B
Page 5 of 10
CY62168EV30 MoBL
Switching Characteristics
Over the Operating Range
[11]
Parameter
Description
45 ns
Unit
Min
Max
Read Cycle
t
RC
t
AA
t
OHA
t
ACE
t
DOE
t
LZOE
t
HZOE
t
LZCE
t
HZCE
t
PU
t
PD
Write Cycle
[14]
Read Cycle Time
45
ns
Address to Data Valid
45
ns
Data Hold from Address Change
10
ns
CE
1
LOW and CE
2
HIGH to Data Valid
OE LOW to Data Valid
OE LOW to Low Z
[12]
OE HIGH to High Z
[12, 13]
CE
1
LOW and CE
2
HIGH to Low Z
[12]
CE
1
HIGH or CE
2
LOW to High Z
[12, 13]
CE
1
LOW and CE
2
HIGH to Power Up
CE
1
HIGH or CE
2
LOW to Power Down
45
ns
22
ns
5
ns
18
ns
10
ns
18
ns
0
ns
45
ns
t
WC
t
SCE
t
AW
t
HA
t
SA
t
PWE
t
SD
t
HD
t
HZWE
t
LZWE
Write Cycle Time
45
ns
CE
1
LOW and CE
2
HIGH to Write End
Address Setup to Write End
35
ns
35
ns
Address Hold from Write End
0
ns
Address Setup to Write Start
0
ns
WE Pulse Width
35
ns
Data Setup to Write End
25
ns
Data Hold from Write End
WE LOW to High Z
[12, 13]
WE HIGH to Low Z
[12]
0
ns
18
ns
10
ns
Notes
11. Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less (1V/ns), timing reference levels of V
CC
(typ)/2, input
pulse levels of 0 to V
(typ), and output loading of the specified I
OL
/I
OH
as shown in
“AC Test Loads and Waveforms” on page 4
.
12.At any given temperature and voltage condition, t
is less than t
, t
is less than t
, and t
HZWE
is less than t
LZWE
for any given device.
13.t
, t
, and t
transitions are measured when the outputs enter a high impedance state.
14.The internal write time of the memory is defined by the overlap of WE, CE
= V
, and CE
= V
. All signals must be ACTIVE to initiate a write and any of these
signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.
[+] Feedback
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY62177DV30L-55BAI | 16-Mbit (2M x 8) Static RAM |
| CY62177DV30L-70BAI | 16-Mbit (2M x 8) Static RAM |
| CY62177DV30LL-55BAXI | Replacement for National Semiconductor part number 9328DMQB. Buy from authorized manufacturer Rochester Electronics. |
| CY62256L-70SNXI | 256K (32K x 8) Static RAM |
| CY62256VN | 256K (32K x 8) Static RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY62177DV30L-55BAI | 制造商:Cypress Semiconductor 功能描述: |
| CY62177DV30L-55BAIES | 制造商:Cypress Semiconductor 功能描述: |
| CY62177DV30L-70BAI | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Async Single 3V 32M-Bit 2M x 16 70ns 48-Pin FBGA 制造商:Rochester Electronics LLC 功能描述:SLOW 3.0V SUPER LOW POWER 2 MEG X 16 SRAM - Bulk |
| CY62177DV30L-70BAIES | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CY62177DV30LL5-55BAXI | 制造商:Cypress Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。