參數(shù)資料
型號(hào): CY62157EV18
廠商: Cypress Semiconductor Corp.
英文描述: 8-Mbit (512K x 16) Static RAM
中文描述: 8兆位(為512k × 16)靜態(tài)RAM
文件頁數(shù): 5/12頁
文件大?。?/td> 414K
代理商: CY62157EV18
CY62157EV18 MoBL
Document #: 38-05490 Rev. *D
Page 5 of 12
Switching Characteristics
(Over the Operating Range)
[11, 12]
Parameter
Description
55 ns
Unit
Min
Max
Read Cycle
t
RC
t
AA
t
OHA
Read Cycle Time
55
ns
Address to Data Valid
55
ns
Data Hold from Address Change
10
ns
t
ACE
t
DOE
t
LZOE
t
HZOE
t
LZCE
t
HZCE
t
PU
t
PD
t
DBE
t
LZBE [15]
t
HZBE
Write Cycle
[16]
CE
1
LOW and CE
2
HIGH to Data Valid
OE LOW to Data Valid
OE LOW to Low-Z
[13]
OE HIGH to High-Z
[13, 14]
CE
1
LOW and CE
2
HIGH to Low-Z
[13]
CE
1
HIGH and CE
2
LOW to High-Z
[13, 14]
CE
1
LOW and CE
2
HIGH to Power Up
CE
1
HIGH and CE
2
LOW to Power Down
BLE/BHE LOW to Data Valid
BLE/BHE LOW to Low-Z
[13]
BLE/BHE HIGH to High-Z
[13, 14]
55
ns
25
ns
5
ns
18
ns
10
ns
18
ns
0
ns
55
ns
55
ns
10
ns
18
ns
t
WC
Write Cycle Time
45
ns
t
SCE
t
AW
t
HA
t
SA
CE
1
LOW and CE
2
HIGH
to Write End
Address Setup to Write End
35
ns
35
ns
Address Hold from Write End
0
ns
Address Setup to Write Start
0
ns
t
PWE
t
BW
t
SD
t
HD
WE Pulse Width
35
ns
BLE/BHE LOW to Write End
35
ns
Data Setup to Write End
25
ns
Data Hold from Write End
0
ns
t
HZWE
t
LZWE
WE LOW to High-Z
[13, 14]
WE HIGH to Low-Z
[13]
18
ns
10
ns
Notes
11. Test conditions for all parameters other than tri-state parameters assume signal transition time of 1V/ns or less, timing reference levels of V
CC(typ)
/2, input pulse
levels of 0 to V
CC(typ)
, and output loading of the specified I
OL
/I
OH
as shown in the
“AC Test Loads and Waveforms” on page 4
.
12.AC timing parameters are subject to byte enable signals (BHE or BLE) not switching when chip is disabled. Please see application note AN13842 for further
clarification.
13.At any given temperature and voltage condition, t
HZCE
is less than t
LZCE
, t
HZBE
is less than t
LZBE
, t
HZOE
is less than t
LZOE
, and t
HZWE
is less than t
LZWE
for any
given device.
14.t
HZOE
, t
HZCE
, t
HZBE
, and t
HZWE
transitions are measured when the output enters a high impedance state.
15.If both byte enables are toggled together, this value is 10 ns.
16.The internal write time of the memory is defined by the overlap of WE, CE
= V
IL
, BHE and/or BLE = V
IL
, and CE
2
= V
IH
. All signals must be ACTIVE to initiate a
write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that
terminates the write.
[+] Feedback
相關(guān)PDF資料
PDF描述
CY62157EV18LL-55BVXI 8-Mbit (512K x 16) Static RAM
CY62157EV30 8-Mbit (512K x 16) Static RAM
CY62157EV30LL-45BVI 8-Mbit (512K x 16) Static RAM
CY62157EV30LL-45BVXA 8-Mbit (512K x 16) Static RAM
CY62157EV30LL-45BVXI 8-Mbit (512K x 16) Static RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY62157EV18LL-45BVXI 功能描述:IC SRAM 8MBIT 45NS 48VFBGA RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:MoBL® 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:移動(dòng) SDRAM 存儲(chǔ)容量:256M(8Mx32) 速度:133MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.95 V 工作溫度:-40°C ~ 85°C 封裝/外殼:90-VFBGA 供應(yīng)商設(shè)備封裝:90-VFBGA(8x13) 包裝:帶卷 (TR) 其它名稱:557-1327-2
CY62157EV18LL-45BVXIT 功能描述:IC SRAM 8MBIT 45NS 48VFBGA RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:MoBL® 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:移動(dòng) SDRAM 存儲(chǔ)容量:256M(8Mx32) 速度:133MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.95 V 工作溫度:-40°C ~ 85°C 封裝/外殼:90-VFBGA 供應(yīng)商設(shè)備封裝:90-VFBGA(8x13) 包裝:帶卷 (TR) 其它名稱:557-1327-2
CY62157EV18LL-55BVXI 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 8M MOBL ULTRA Lo PWR HI SPD ASYNC 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CY62157EV18LL-55BVXIT 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 8M MOBL ULTRA Lo PWR HI SPD ASYNC 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CY62157EV18LL-55IKA 制造商:Cypress Semiconductor 功能描述: