- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379008 > CY2DP814SC (CYPRESS SEMICONDUCTOR CORP) 1:4 Clock Fanout Buffer PDF資料下載
參數(shù)資料
| 型號： | CY2DP814SC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 1:4 Clock Fanout Buffer |
| 中文描述： | LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| 封裝： | 0.150 INCH, SOIC-16 |
| 文件頁數(shù)： | 1/9頁 |
| 文件大?。?/td> | 120K |
| 代理商： | CY2DP814SC |
1:4 Clock Fanout Buffer
ComLink Series
CY2DP814
Cypress Semiconductor Corporation
Document #: 38-07060 Rev. *B
3901 North First Street
San Jose
CA 95134
Revised December 15, 2002
408-943-2600
Features
Low voltage operation
V
DD
= 3.3V
1:4 fanout
Single-input configurable for LVDS, LVPECL, or LVTTL
Four differential pairs of LVPECL outputs
Drives 50-ohm load
Low input capacitance
Low output skew
Low propagation delay
—
Typical (tpd < 4 ns)
Industrial versions available
Available packages include TSSOP, SOIC
Description
The Cypress CY2 series of network circuits are produced
using advanced 0.35-micron CMOS technology, achieving the
industry
’
s fastest logic.
The Cypress CY2DP814 fanout buffer features a single LVDS-
or a single LVPECL-compatible input and four LVPECL output
pairs.
Designed for data communications clock management appli-
cations, the fanout from a single input reduces loading on the
input clock.
The CY2DP814 is ideal for both level translations from
single-ended to LVPECL and/or for the distribution of
LVDS-based clock signals. The Cypress CY2DP814 has
configurable input between logic families. The input can be
selectable for an LVPECL/LVTTL or LVDS signal, while the
output drivers support LVPECL capable of driving 50-ohm
lines.
Block Diagram
Pin Configuration
OUTPUT
LVPECL
IN+ 6
IN- 7
16 Q1A
15 Q1B
14 Q2A
13 Q2B
10 Q4A
9 Q4B
12 Q3A
11 Q3B
LVDS /
LVPECL /
LVTTL
CONFIG 2
EN1 1
EN2 8
16
15
14
13
12
11
10
9
1
2
3
4
5
6
7
8
C
16 pin TSSOP / SOIC
EN1
CONFIG
VDD
VDD
GND
IN+
IN-
EN2
Q1A
Q1B
Q2A
Q2B
Q3A
Q3B
Q4A
Q4B
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY2DP814ZC | DB37 INTERFACE DATA CBL DB37 Male - DB37 Female |
| CY2DP814ZCT | DB37 INTERFACE DATA CBL DB37 Male - DB37 Female |
| CY2DP814 | 1:4 Clock Fanout Buffer |
| CY2DP814SCT | 1:4 Clock Fanout Buffer |
| CY2DP814SI | 1:4 Clock Fanout Buffer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY2DP814SCT | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:1:4 Clock Fanout Buffer |
| CY2DP814SI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:1:4 Clock Fanout Buffer |
| CY2DP814SIT | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:1:4 Clock Fanout Buffer |
| CY2DP814ZC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:1:4 Clock Fanout Buffer |
| CY2DP814ZCT | 制造商:Cypress Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。