參數(shù)資料
型號(hào): CY28547LFXC
廠商: Silicon Laboratories Inc
文件頁(yè)數(shù): 12/24頁(yè)
文件大?。?/td> 0K
描述: IC CLOCK CK505/410M INTEL 72QFN
標(biāo)準(zhǔn)包裝: 240
類型: 時(shí)鐘/頻率發(fā)生器
PLL:
主要目的: Intel CPU 服務(wù)器
輸入: LVTTL,晶體
輸出: HCSL,LVCMOS
電路數(shù): 1
比率 - 輸入:輸出: 3:23
差分 - 輸入:輸出: 無(wú)/是
頻率 - 最大: 200MHz
電源電壓: 3.135 V ~ 3.465 V
工作溫度: 0°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 72-VFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 72-QFN(10x10)
包裝: 托盤
CY28547
.......................Document #: 001-05103 Rev *B Page 2 of 24
Pin Description
Pin No.
Name
Type
Description
1, 49, 54, 65 VDD_SRC
PWR
3.3V power supply for outputs.
2, 3, 52, 53,
55, 56, 58,
59, 60, 61,
63, 64, 66,
67, 69, 70
SRCT/C[2:9]
O, DIF 100-MHz Differential serial reference clocks.
4, 68
VSS_SRC
GND
Ground for outputs.
5, 6
CPUT2_ITP/SRCT10,
CPUC2_ITP/SRCC10
O, DIF Selectable differential CPU or SRC clock output.
ITP_SEL = 0 @ pin 39 assertion = SRC10
ITP_SEL = 1 @ pin 39 assertion = CPU2
7
VDDA
PWR
3.3V power supply for PLL.
8
VSSA
GND
Ground for PLL.
9
PGMODE
I, PU
3.3V LVTTL input for selecting the polarity of pin 39
Internal pull-up resistor of 100K to 3.3V, use 10K resistor to pull it low externally
if needed
10, 11
CPUC1_MCH,
CPUT1_MCH
O, DIF Differential CPU clock output to MCH
12
VDD_CPU
PWR
3.3V power supply for outputs.
13, 14
CPU[T/C]0
O, DIF Differential CPU clock output
15
VSS_CPU
GND
Ground for outputs.
16
SCLK
I
SMBus-compatible SCLOCK.
17
SDATA
I/O, OD SMBus-compatible SDATA.
18
VDD_REF
PWR
3.3V power supply for outputs.
19
XOUT
O, SE 14.318-MHz crystal output.
20
XIN
I
14.318-MHz crystal input.
21
VSS_REF
GND
Ground for outputs.
22
REF1
O
Fixed 14.318-MHz clock output.
23
REF0/FSC_TESTSEL
I/O
Fixed 14.318 clock output/3.3V-tolerant input for CPU frequency
selection/Selects test mode if pulled to VIMFS_C when pin 39 is asserted LOW.
Refer to DC Electrical Specifications table for VILFS_C,VIMFS_C,VIHFS_C specifi-
cations.
24
CPU_STP#
I
3.3V LVTTL input for CPU_STP# active LOW
During direct clock off to M1 mode transition, a serial load of BSEL data is driven
on this pin and sampled on the rising edge of PCI_STP#. See Figure 14.for more
information.
25
PCI_STP#
I
3.3V LVTTL input for PCI_STP# active LOW
During direct clock off to M1 mode transition, a serial load of BSEL data is driven
on CPU_STP# and sampled on the rising edge of this pin. See Figure 14. for more
information.
26, 28, 29,
38, 46, 57,
62, 71, 72
CLKREQ[1:9]#
I
3.3V LVTTL input for enabling assigned SRC clock (active LOW).
27
PCI1
O, SE 33MHz clock output
30, 36
VDD_PCI
PWR
3.3V power supply for outputs.
31, 35
VSS_PCI
GND
Ground for outputs.
PGMODE CLK mode Pin 39
0
CK410
VTT_PWRGD#/PD
1(default)
CK505
CK_PWRGD/PD#
相關(guān)PDF資料
PDF描述
ISL8488EIB-T IC TXRX RS485/422 5V ESD 8-SOIC
CY2SSTV857ZXC-27 IC CLK DDR266/333BUF1:10 48TSSOP
VI-B1P-IU CONVERTER MOD DC/DC 13.8V 200W
ISL8488EIB IC TXRX RS485/422 5V ESD 8-SOIC
CY2SSTV857ZXC-32 IC CLK DDR266/333BUF1:10 48TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY28547LFXCT 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 CK505 Mobile System Clock RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
CY28548ZXC 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 Intel 960/965M Crest line CK505 Intg Vreg RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
CY28548ZXCT 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 Intel 960/965M Crest line CK505 Intg Vreg RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
CY28551 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Universal Clock Generator for Intel, VIA, and SIS㈢
CY28551-3 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Universal Clock Generator for Intel, VIA and SIS㈢