參數(shù)資料
型號(hào): CY28410ZXCT
廠商: Silicon Laboratories Inc
文件頁(yè)數(shù): 2/17頁(yè)
文件大小: 0K
描述: IC CLOCK CK410GRANTSDALE 56TSSOP
標(biāo)準(zhǔn)包裝: 2,000
類型: 時(shí)鐘/頻率發(fā)生器
PLL:
主要目的: Intel CPU 服務(wù)器
輸入: 晶體
輸出: HCSL,LVCMOS
電路數(shù): 1
比率 - 輸入:輸出: 1:19
差分 - 輸入:輸出: 無(wú)/是
頻率 - 最大: 266MHz
電源電壓: 3.135 V ~ 3.465 V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 56-TFSOP(0.240",6.10mm 寬)
供應(yīng)商設(shè)備封裝: 56-TSSOP
包裝: 帶卷 (TR)
其它名稱: SLCY28410ZXCT
CY28410
......................Document #: 38-07593 Rev. *C Page 10 of 17
Figure 4. Power-down Deassertion Timing Waveform
DOT96C
PD
CPUC, 133MHz
CPUT, 133MHz
SRCC 100MHz
USB, 48MHz
DOT96T
SRCT 100MHz
Tstable
<1.8nS
PCI, 33MHz
REF
Tdrive_PW RDN#
<300
S, >200mV
FS_A, FS_B,FS_C
VTT_PW RGD#
PW RGD_VRM
VDD Clock Gen
Clock State
Clock Outputs
Clock VCO
0.2-0.3m S
Delay
State 0
State 2
State 3
Wait for
VTT_PW RGD#
Sam ple Sels
Off
On
State 1
Dev ice is not affected,
VTT_PW RGD# is ignored
Figure 5. VTT_PWRGD# Timing Diagram
VTT_PW R G D# = Low
Delay
> 0.25m S
S1
Power O ff
S0
V D D _A = 2.0V
Sam ple
Inputs straps
S2
Norm al
O peration
W ait for <1.8m s
Enable O utputs
S3
VTT_PW RG D # = toggle
VD D_A = off
Figure 6. Clock Generator Power-up/Run State Diagram
相關(guān)PDF資料
PDF描述
ISL4244EIR IC 3DRVR/5RCVR RS232 3V 32-QFN
MS27472T24B4SA CONN RCPT 56POS WALL MT W/SCKT
CY284108ZXCT IC CLOCK SERV CK410B 56TSSOP
VE-22V-MX-F1 CONVERTER MOD DC/DC 5.8V 75W
V48B15H250B3 CONVERTER MOD DC/DC 15V 250W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY28411 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:Clock Generator for Intel Alviso Chipset
CY28411-1 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Clock Generator for Intel Alviso Chipset
CY28411OC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Clock Generator for Intel Alviso Chipset
CY28411OCT 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Clock Generator for Intel Alviso Chipset
CY28411OXC 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:Clock Generator for Intel Alviso Chipset