參數(shù)資料
型號: CY28346ZCT
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: XO, clock
英文描述: Clock Synthesizer with Differential CPU Outputs
中文描述: 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
封裝: 6 X 12 MM, MO-153, TSSOP2-56
文件頁數(shù): 5/20頁
文件大?。?/td> 179K
代理商: CY28346ZCT
CY28346
Document #: 38-07331 Rev. *B
Page 5 of 20
Byte 6: Silicon Signature Register
[4]
(all bits are Read-only)
Bit
7
6
5
4
3
2
1
0
@Pup
0
0
0
1
0
0
1
1
Pin#
Description
Revision = 0001
Vendor Code = 0011
Byte 7: Reserved Register
Bit
7
6
5
4
3
2
1
0
@Pup
0
0
0
0
0
0
0
0
Pin#
Description
Reserved. Set = 0.
Reserved. Set = 0.
Reserved. Set = 0.
Reserved. Set = 0.
Reserved. Set = 0.
Reserved. Set = 0.
Reserved. Set = 0.
Reserved. Set = 0.
Byte 8: Dial-a-Frequency Control Register N
Bit
7
6
5
4
3
2
1
0
@Pup
0
0
0
0
0
0
0
0
Name
Description
Reserved. Set = 0.
These bits are for programming the PLL
s internal N register. This access allows the user to
modify the CPU frequency at very high resolution (accuracy). All other synchronous clocks
(clocks that are generated from the same PLL, such as PCI) remain at their existing ratios
relative to the CPU clock.
N6, MSB
N5
N4
N3
N2
N3
N0, LSB
Byte 9: Dial-a-Frequency Control Register R
Bit
7
6
5
4
3
2
1
@Pup
0
0
0
0
0
0
0
Name
Description
Reserved. Set = 0.
These bits are for programming the PLL
s internal R register. This access allows the user to
modify the CPU frequency at very high resolution (accuracy). All other synchronous clocks
(clocks that are generated from the same PLL, such as PCI) remain at their existing ratios
relative to the CPU clock.
R5, MSB
R4
R3
R2
R1
R0
DAF_ENB
0
0
R and N register mux selection. 0 = R and N values come from the ROM. 1 = data is loaded
from DAF (SMBus) registers.
Note:
4.
When writing to this register, the device will acknowledge the Write operation, but the data itself will be ignored.
相關(guān)PDF資料
PDF描述
CY28347 HDC-HA-48-SVL1/29 RoHS Compliant: Yes
CY28347ZC Universal Single-chip Clock Solution for VIA P4M266/KM266 DDR Systems
CY28347ZCT Universal Single-chip Clock Solution for VIA P4M266/KM266 DDR Systems
CY28347OC Universal Single-chip Clock Solution for VIA P4M266/KM266 DDR Systems
CY28347OCT Universal Single-chip Clock Solution for VIA P4M266/KM266 DDR Systems
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY28346ZI-2 功能描述:時鐘合成器/抖動清除器 NB clk for Intel 830M & 845 chipsets RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
CY28346ZI-2T 功能描述:時鐘合成器/抖動清除器 NB clk for Intel 830M & 845 chipsets RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
CY28346ZXC 功能描述:時鐘合成器/抖動清除器 NB Clk Intel Brkdale 830M & 845 chipsets RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
CY28346ZXC-2 功能描述:時鐘合成器/抖動清除器 NB Clk Intel Brkdale 830M & 845 chipsets RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
CY28346ZXC-2T 功能描述:時鐘合成器/抖動清除器 NB Clk Intel Brkdale 830M & 845 chipsets RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel