- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9597 > CY28317PVXC-2T (Silicon Laboratories Inc)IC CLK FTG VIA PL/E133T 48SSOP PDF資料下載
參數(shù)資料
| 型號： | CY28317PVXC-2T |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 17/20頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLK FTG VIA PL/E133T 48SSOP |
| 標準包裝： | 1,000 |
| 類型： | 時鐘/頻率發(fā)生器 |
| PLL： | 是 |
| 輸入： | 晶體 |
| 輸出： | HCSL，LVCMOS |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:20 |
| 差分 - 輸入:輸出： | 無/是 |
| 頻率 - 最大： | 248MHz |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-BSSOP（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 48-SSOP |
| 包裝： | 帶卷 (TR) |
CY28317-2
....................... Document #: 38-07094 Rev. *B Page 6 of 20
CY28317-2 Serial Configuration Map
1. The serial bits will be read by the clock driver in the following
order:
Byte 0 – Bits 7, 6, 5, 4, 3, 2, 1, 0
Byte 1 – Bits 7, 6, 5, 4, 3, 2, 1, 0
Byte N – Bits 7, 6, 5, 4, 3, 2, 1, 0
2. All unused register bits (reserved and N/A) should be
written to a “0” level.
3. All register bits labeled “Write with 1" must be written to one
during initialization.
Byte 0: Control Register 0
Bit
Pin#
Name
Default
Description
Bit 7
–
Spread Select1
0
See definition in Bit[0]
Bit 6
–
SEL2
0
See Table 6
Bit 5
–
SEL1
0
See Table 6
Bit 4
–
SEL0
0
See Table 6
Bit 3
–
FS_Override
0
0 = Select operating frequency by FS[4:0] input pins
1 = Select operating frequency by SEL[4:0] settings
Bit 2
–
SEL4
0
See Table 6
Bit 1
–
SEL3
0
See Table 6
Bit 0
–
Spread Select0
0
‘00’ = OFF
‘01’ = –0.5%
‘10’ = ±0.5%
‘11’ = ±0.25%
Byte 1: Control Register 1
Bit
Pin#
Name
Default
Description
Bit 7
10
Latched FS4 input
X
Latched FS[4:0] inputs. These bits are read-only.
Bit 6
11
Latched FS3 input
X
Bit 5
2
Latched FS2 input
X
Bit 4
26
Latched FS1 input
X
Bit 3
27
Latched FS0 input
X
Bit 2
48
CPU0
1
(Active/Inactive)
Bit 1
47
CPU1
1
(Active/Inactive)
Bit 0
44, 43
CPUT, CPUC
1
(Active/Inactive)
Byte 2: Control Register 2
Bit
Pin#
Name
Default
Description
Bit 7
39
SDRAM6
1
(Active/Inactive)
Bit 6
10
PCI0_F
1
(Active/Inactive)
Bit 5
17
PCI6
1
(Active/Inactive)
Bit 4
16
PCI5
1
(Active/Inactive)
Bit 3
15
PCI4
1
(Active/Inactive)
Bit 2
14
PCI3
1
(Active/Inactive)
Bit 1
13
PCI2
1
(Active/Inactive)
Bit 0
11
PCI1
1
(Active/Inactive)
Byte 3: Control Register 3
Bit
Pin#
Name
Default
Description
Bit 7
–
Reserved
1
Reserved
Bit 6
–
SEL_48MHz
0
0 = 24 MHz
1 = 48 MHz
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| D38999/24WG11SC | CONN RCPT 11POS JAM NUT W/SCKT |
| V48B2H100B3 | CONVERTER MOD DC/DC 2V 100W |
| IDTCSPT857DPAGI | IC PLL CLK DVR SDRAM 48-TSSOP |
| MS3111P20-41S | CONN RCPT 41POS CBL MNT W/SCKT |
| V48B28H250BL | CONVERTER MOD DC/DC 28V 250W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY28317ZC-2 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:FTG for Mobile VIA PL133T and PLE133T Chipsets |
| CY28317ZC-2T | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:FTG for Mobile VIA PL133T and PLE133T Chipsets |
| CY28322 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Clocks and Buffers |
| CY28322-2 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:133-MHz Spread Spectrum Clock Synthesizer with Differential CPU Outputs |
| CY28322ZC-2 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。