- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9597 > CY28317PVXC-2T (Silicon Laboratories Inc)IC CLK FTG VIA PL/E133T 48SSOP PDF資料下載
參數(shù)資料
| 型號： | CY28317PVXC-2T |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 12/20頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLK FTG VIA PL/E133T 48SSOP |
| 標準包裝： | 1,000 |
| 類型： | 時鐘/頻率發(fā)生器 |
| PLL： | 是 |
| 輸入： | 晶體 |
| 輸出： | HCSL，LVCMOS |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:20 |
| 差分 - 輸入:輸出： | 無/是 |
| 頻率 - 最大： | 248MHz |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-BSSOP（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 48-SSOP |
| 包裝： | 帶卷 (TR) |
CY28317-2
....................... Document #: 38-07094 Rev. *B Page 2 of 20
Pin Definitions
Pin Name
Pin No.
Pin Type
Pin Description
CPU0, CPU1
48, 47
O
CPU Clock Output 0 through 1: CPU clocks for processor and chipset.
CPUT, CPUC
44, 43
O
Differential CPU Clock Output: Differential CPU clocks for processor.
PCI2:6
13, 14, 15,
16, 17
O
PCI Clock Outputs 2 through 6: 3.3V 33-MHz PCI clock outputs. Frequency
is set by FS0:4 inputs or through serial data interface.
PCI1/FS3
11
I/O
Fixed PCI Clock Output/Frequency Select 3: 3.3V PCI clock outputs. As an
output, the frequency is set by FS0:4 inputs or through serial data interface. This
pin also serves as a power-on strap option to determine device operating
frequency, as described in Table 6.
PCI0_F/FS4
10
I/O
Fixed PCI Clock Output/Frequency Select 4: 3.3V Free-running PCI clock
outputs. This pin also serves as a power-on strap option to determine device
operating frequency as described in Table 6.
RST#
41
O
(open-drai
n)
Reset# Output: Open drain system reset output.
48MHz/FS0
27
I/O
48 MHz Output/Frequency Select 0: 3.3V 48-MHz non-spread spectrum
output. This pin also serves as a power-on strap option to determine device
operating frequency as described in Table 6.
24_48MHz/
FS1
26
I/O
24_48MHz Output/Frequency Select 1: 3.3V 24 or 48 MHz non-spread
spectrum output. This pin also serves as a power-on strap option to determine
device operating frequency as described in Table 6.
REF1/FS2
2
I/O
Reference Clock Output 1/Frequency Select 2: 3.3V 14.318 MHz output
clock. This pin also serves as a power-on strap option to determine device
operating frequency as described in Table 6.
REF0
3
O
Reference Clock Output 0: 3.3V 14.318-MHz output clock.
SDRAMIN
18
I
SDRAM Buffer Input Pin: Reference input for SDRAM buffer.
SDRAM0:6
37, 36, 34,
33, 31, 30, 39
O
SDRAM Outputs: These thirteen dedicated outputs provide copies of the signal
provided at the SDRAMIN input.
SCLK
25
I
Clock pin for SMBus circuitry.
SDATA
24
I/O
Data pin for SMBus circuitry.
X1
7
I
Crystal Connection or External Reference Frequency Input: This pin has
dual functions. It can be used as an external 14.318-MHz crystal connection or
as an external reference frequency input.
X2
8
O
Crystal Connection: An output connection for an external 14.318-MHz crystal.
If using an external reference, this pin must be left unconnected.
PD#
21
I
Power Down Control: LVTTL-compatible input that places the device in
power-down mode when held LOW.
CPU_STOP#
19
I
CPU Output Control: 3.3V LVTTL compatible input that stops CPU0, CPU1,
CPUT, and CPUC when held LOW.
PCI_STOP#
20
I
PCI Output Control: 3.3V LVTTL compatible input that stop PCI1:6 when held
LOW.
IREF
40
I
Current Reference Input: Current reference for differential CPU output.
MULT_SEL
22
I
CPUT and CPUC Output Control: Control the current multiplier for differential
CPU output. Set this pin LOW for 1.0V output swing and set this pin HIGH for
0.7V output swing.
VTT_PWRGD#
4
I
VTT_PWRGD#: 3.3V LVTTL compatible input that controls the FS0:4 to be
latched and enables all outputs. CY28316 will sample the FS0:4 inputs and
enable all clock outputs after all the VDD become valid and VTT_PWRGD# is
held LOW.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| D38999/24WG11SC | CONN RCPT 11POS JAM NUT W/SCKT |
| V48B2H100B3 | CONVERTER MOD DC/DC 2V 100W |
| IDTCSPT857DPAGI | IC PLL CLK DVR SDRAM 48-TSSOP |
| MS3111P20-41S | CONN RCPT 41POS CBL MNT W/SCKT |
| V48B28H250BL | CONVERTER MOD DC/DC 28V 250W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY28317ZC-2 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:FTG for Mobile VIA PL133T and PLE133T Chipsets |
| CY28317ZC-2T | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:FTG for Mobile VIA PL133T and PLE133T Chipsets |
| CY28322 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Clocks and Buffers |
| CY28322-2 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:133-MHz Spread Spectrum Clock Synthesizer with Differential CPU Outputs |
| CY28322ZC-2 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。