- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378986 > CXD3511Q (Sony Corporation) Digital Signal Driver/Timing Generator PDF資料下載
參數(shù)資料
| 型號(hào)： | CXD3511Q |
| 廠商： | Sony Corporation |
| 英文描述： | Digital Signal Driver/Timing Generator |
| 中文描述： | 數(shù)字信號(hào)驅(qū)動(dòng)器/時(shí)序發(fā)生器 |
| 文件頁數(shù)： | 67/79頁 |
| 文件大?。?/td> | 531K |
| 代理商： | CXD3511Q |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁當(dāng)前第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁
–
67
–
CXD3511Q
(j)
R_OSD_DAT1 to 4[9:0], G_OSD_DAT1 to 4[9:0] and B_OSD_DAT1 to 4[9:0] (sub addresses: 014h
to 022h)
These set the OSD block decode data in 10 bits.
(k) GAM_SEL (sub address: 00Bh)
This selects the gamma block data path.
Setting value: 1 = Path passing through the RAM, 0 = Path not passing through the RAM
(l)
GAM_ON (sub address: 00Bh)
This sets the gamma block RAM operating mode.
Setting value: 1 = Normal operation, 0 = Standby mode
Note that in standby mode, data cannot be written to or read from the RAM. Also, previously set data is held
even when the RAM is set to standby mode.
(m) L_LIM_DAT[9:0] and H_LIM_DAT[9:0] (sub addresses: 026h and 027h)
This sets the limiter block limit value data in 10 bits.
Be sure to maintain the relationship L_LIM_DAT < H_LIM_DAT. Note that when both coefficients are set to
000h, limiter processing is not performed.
(n) MUTE2_ON (sub address: 028h)
This selects mute 2 block processing ON/OFF.
Setting value: 1 = Mute processing ON, 0 = OFF
(o) R_MUTE2[9:0], G_MUTE2[9:0] and B_MUTE2[9:0] (sub addresses: 023h to 025h)
These set the mute 2 block data in 10 bits.
(p) R1_POST_GAIN[7:0], R2_POST_GAIN[7:0], G1_POST_GAIN[7:0], G2_POST_GAIN[7:0],
B1_POST_GAIN[7:0] and B2_POST_GAIN[7:0] (sub addresses: 028h, 02Ah, 02Ch, 02Eh, 030h and
032h)
These set the post gain block arithmetic coefficients in 8 bits.
(q) R1_POST_BRT[6:0], R2_POST_BRT[6:0], G1_POST_BRT[6:0], G2_POST_BRT[6:0],
B1_POST_BRT[6:0] and B2_POST_BRT[6:0] (sub addresses: 029h, 02Bh, 02Dh, 02Fh, 031h and
033h)
These set the post bright block arithmetic coefficients in 7 bits with code.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CXD3513 | Interface and Driver IC for LCD |
| CXD3513GG | Interface and Driver IC for LCD |
| CXD3536R | Digital Signal Driver/Timing Generator |
| CXD3611R | Timing Generator for Progressive Scan CCD Image Sensor |
| CXD3615R | Timing Generator for Frame Readout CCD Image Sensor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CXD3513 | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Interface and Driver IC for LCD |
| CXD3513GG | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Interface and Driver IC for LCD |
| CXD3519 | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Reference Voltage and Driver IC for LCD |
| CXD3519TQ | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Reference Voltage and Driver IC for LCD |
| CXD3521GG | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Interface and Driver IC for LCD |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。