參數(shù)資料
型號: CXD3511Q
廠商: Sony Corporation
英文描述: Digital Signal Driver/Timing Generator
中文描述: 數(shù)字信號驅(qū)動器/時序發(fā)生器
文件頁數(shù): 16/79頁
文件大?。?/td> 531K
代理商: CXD3511Q
16
CXD3511Q
2. RGB Signal and OSD Signal Pipeline Delay
The RGB signal I/O pipeline delay is 54 dot clocks. In addition, the OSD, YM and YS signal pipeline delay is 34
dot clocks. Note that the phase relationship between each clock and the RGB signals is as shown in the
figures below. This relationship is the same for the OSD, YM and YS signals.
(1) CLKPOL = L
N
2
HDIN input (negative polarity)
Dot clock
1/2 frequency-divided clock
R1, G1, B1IN
R2, G2, B2IN
CLKOUT
R1, G1, B1OUT
R2, G2, B2OUT
N
N + 2
N + 4
N + 6
N + 8 N + 10 N + 12 N + 14 N + 16 N + 18
N
1
N + 1
N + 3
N + 5
N + 7
N + 9 N + 11 N + 13 N + 15 N + 17 N + 19
N
56 N
54 N
52 N
50 N
48 N
46 N
44 N
42 N
40 N
38 N
36
N
55 N
53 N
51 N
49 N
47 N
45 N
43 N
41 N
39 N
37 N
35
(2) CLKPOL = H
N
2
N
N + 2
N + 4
N + 6
N + 8 N + 10 N + 12 N + 14 N + 16 N + 18
N
1
N + 1
N + 3
N + 5
N + 7
N + 9 N + 11 N + 13 N + 15 N + 17 N + 19
N
56 N
54 N
52 N
50 N
48 N
46 N
44 N
42 N
40 N
38 N
36
N
55 N
53 N
51 N
49 N
47 N
45 N
43 N
41 N
39 N
37 N
35
HDIN input (negative polarity)
Dot clock
1/2 frequency-divided clock
R1, G1, B1IN
R2, G2, B2IN
CLKOUT
R1, G1, B1OUT
R2, G2, B2OUT
相關PDF資料
PDF描述
CXD3513 Interface and Driver IC for LCD
CXD3513GG Interface and Driver IC for LCD
CXD3536R Digital Signal Driver/Timing Generator
CXD3611R Timing Generator for Progressive Scan CCD Image Sensor
CXD3615R Timing Generator for Frame Readout CCD Image Sensor
相關代理商/技術參數(shù)
參數(shù)描述
CXD3513 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Interface and Driver IC for LCD
CXD3513GG 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Interface and Driver IC for LCD
CXD3519 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Reference Voltage and Driver IC for LCD
CXD3519TQ 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Reference Voltage and Driver IC for LCD
CXD3521GG 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Interface and Driver IC for LCD