- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378471 > CXD3003R (Sony Corporation) CD Digital Signal Processor with Built-in Digital Servo and DAC PDF資料下載
參數(shù)資料
| 型號(hào)： | CXD3003R |
| 廠商： | Sony Corporation |
| 元件分類： | 數(shù)字信號(hào)處理 |
| 英文描述： | CD Digital Signal Processor with Built-in Digital Servo and DAC |
| 中文描述： | CD數(shù)字信號(hào)處理器，具有內(nèi)置數(shù)字伺服和DAC |
| 文件頁數(shù)： | 42/137頁 |
| 文件大小： | 1361K |
| 代理商： | CXD3003R |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當(dāng)前第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁
– 42 –
CXD3003R
Command
Data 3
Function
specification
DAC
EMPH
DAC
ATT
0
0
D15
D14
D13
D12
These command bits control the DAC.
Note)
For normal stereo, channel 1 is the left channel and channel 2 is the right channel.
Command bit
DAC EMPH = 1
DAC EMPH = 0
Applies digital de-emphasis. The emphasis constants are
τ
1 = 50μs and
τ
2 = 15μs
when Fs = 44.1kHz.
Turns digital de-emphasis off.
Processing
Command bit
DAC ATT = 1
DAC ATT = 0
Identical digital attenuation control is used for both channels 1 and 2. When common
attenuation data is specified, the attenuation values for channel 1 are used.
Independent digital attenuation control is used for both channels 1 and 2.
Processing
I/O sync circuit
Related pins: LRCK and XWO, Related command: XWOC
During normal operation, the I/O sync circuit automatically synchronizes with the input LRCK, and its operation
proceeds in phase with the serial input data. However, there is a chance that synchronization will not be
performed if there is a great deal of jitter in LRCK, or if the power has just been turned on, etc. In this case,
forced synchronization is possible by setting the XWO pin or command XWOC low (0) for 2/Fs or more. Forced
synchronization must also be performed when switching the clock system such as when switching from CLV
mode to CAV mode and vice versa, or when switching the operating frequency, etc. The forced
synchronization operation is performed at the second rising edge of LRCK after the XWO pin is set low or the
XWOC command 19 set to 0.
This is used to perform resynchronization to DAC.
This command has the function equal to the external pin XWO's.
Set to high or 1 for the external pin or unused side of the command register.
Command bit
External pin
XWOC
XWO
Processing
DAC sync window is open.
DAC sync window is not open.
0
0
1
1
L
H
L
H
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CXD3021 | CD Digital Signal Processor with Built-in Digital Servo and DAC |
| CXD3021R | Silver Mica Capacitor; Capacitance:25000pF; Capacitance Tolerance:+/- 1%; Series:CD42; Voltage Rating:500VDC; Capacitor Dielectric Material:Mica; Termination:Radial Leaded; Lead Pitch:27mm; Leaded Process Compatible:Yes RoHS Compliant: Yes |
| CXD3030 | System-on-a-Chip (SoC) Device Supports 48ⅴ Speed CD-ROM Drives |
| CXD3152R | Signal Processor LSI for Single-chip CCD B/W Camera |
| CXD3204R | IEEE1394 LSI for D-STB, D-VHS, and DTV |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CXD3005R | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:CD Digital Signal Processor with Built-in Digital Servo and DAC |
| CXD3008Q | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:CD Digital Signal Processor with Built-in Digital Servo |
| CXD3009Q | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:CD Digital Signal Processor |
| CXD3011R-1 | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:CD Digital Signal Processor with Built-in Digital Servo and DAC |
| CXD3017Q | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:CD Digital Signal Processor with Built-in Digital Servo and DAC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。