- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378471 > CXD2548R (Sony Corporation) CD Digital Signal Processor with Built-in Digital Servo and DAC PDF資料下載
參數(shù)資料
| 型號(hào)： | CXD2548R |
| 廠商： | Sony Corporation |
| 元件分類： | 數(shù)字信號(hào)處理 |
| 英文描述： | CD Digital Signal Processor with Built-in Digital Servo and DAC |
| 中文描述： | CD數(shù)字信號(hào)處理器，具有內(nèi)置數(shù)字伺服和DAC |
| 文件頁數(shù)： | 33/113頁 |
| 文件大?。?/td> | 1286K |
| 代理商： | CXD2548R |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當(dāng)前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁
– 33 –
CXD2548R
Command bit
VCOSEL1
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
Multiplier PLL VCO1 is set to normal speed, and the output is 1/1
frequency-divided.
Multiplier PLL VCO1 is set to normal speed, and the output is 1/2
frequency-divided.
Multiplier PLL VCO1 is set to normal speed, and the output is 1/4
frequency-divided.
Multiplier PLL VCO1 is set to normal speed, and the output is 1/8
frequency-divided.
Multiplier PLL VCO1 is set to high speed
1
, and the output is 1/1
frequency-divided.
Multiplier PLL VCO1 is set to high speed
1
, and the output is 1/2
frequency-divided.
Multiplier PLL VCO1 is set to high speed
1
, and the output is 1/4
frequency-divided.
Multiplier PLL VCO1 is set to high speed
1
, and the output is 1/8
frequency-divided.
KSL3
KSL2
Processing
1
Approximately twice the normal speed
Command bit
VCOSEL2
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
Wide-band PLL VCO2 is set to normal speed, and the output is 1/1
frequency-divided.
Wide-band PLL VCO2 is set to normal speed, and the output is 1/2
frequency-divided.
Wide-band PLL VCO2 is set to normal speed, and the output is 1/4
frequency-divided.
Wide-band PLL VCO2 is set to normal speed, and the output is 1/8
frequency-divided.
Wide-band PLL VCO2 is set to high speed
2
, and the output is 1/1
frequency-divided.
Wide-band PLL VCO2 is set to high speed
2
, and the output is 1/2
frequency-divided.
Wide-band PLL VCO2 is set to high speed
2
, and the output is 1/4
frequency-divided.
Wide-band PLL VCO2 is set to high speed
2
, and the output is 1/8
frequency-divided.
KSL1
KSL0
Processing
2
Approximately twice the normal speed
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CXD2552 | 1 BIT D/A CONVERTER |
| CXD2552Q | 1 BIT D/A CONVERTER |
| CXD2597Q | CD Digital Signal Processor with Built-in Digital Servo and DAC |
| CXD2720Q-2 | CAP 10UF 50V 20% TANT SMD-7343-43 TR-13 GOLD |
| CXD2724AQ-1 | Single-Chip Dolby Pro Logic Surround Decoder |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CXD2550P | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Digital Filter for CD |
| CXD2551M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Filter |
| CXD2551M/P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Filter |
| CXD2551P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Filter |
| CXD2552 | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:1 BIT D/A CONVERTER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。