- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10684 > CS5530-ISZ (Cirrus Logic Inc)IC ADC 24BIT 1CH W/LNA 20SSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | CS5530-ISZ |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 18/36頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 24BIT 1CH W/LNA 20SSOP |
| 標(biāo)準(zhǔn)包裝： | 66 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 3.84k |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 45mW |
| 電壓電源： | 模擬和數(shù)字，雙 ± |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-SSOP（0.209"，5.30mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 20-SSOP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 1 個(gè)差分，單極；1 個(gè)差分，雙極 |
| 產(chǎn)品目錄頁面： | 755 (CN2011-ZH PDF) |
| 配用： | 598-1158-ND - BOARD EVAL FOR CS5530 |
| 其它名稱： | 598-1283-5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
CS5530
DS742F3
25
2.6 Using Multiple ADCs Synchronously
Some applications require synchronous data out-
puts from multiple ADCs converting different ana-
log channels. Multiple CS5530 devices can be
synchronized in a single system by using the fol-
lowing guidelines:
1) All of the ADCs in the system must be operated
from the same oscillator source.
2) All of the ADCs in the system must share com-
mon SCLK and SDI lines.
3) A software reset must be performed at the same
time for all of the ADCs after system power-up (by
selecting all of the ADCs using their respective CS
pins, and writing the reset sequence to all parts, us-
ing SDI and SCLK).
4) A start conversion command must be sent to all
of the ADCs in the system at the same time. The ±
8 clock cycles of ambiguity for the first conversion
(or for a single conversion) will be the same for all
ADCs, provided that they were all reset at the same
time.
5) Conversions can be obtained by monitoring
SDO on only one ADC, (bring CS high for all but
one part) and reading the data out of each part indi-
vidually, before the next conversion data words are
ready.
An example of a synchronous system using two
CS5530 devices is shown in Figure 12.
2.7 Conversion Output Coding
The CS5530 outputs 24-bit data conversion words.
To read a conversion word the user must read the
conversion data register. The conversion data reg-
ister is 32 bits long and outputs the conversions
MSB first. The last byte of the conversion data reg-
ister contains an overflow flag bit. The overrange
flag (OF) monitors to determine if a valid conver-
sion was performed.
The CS5530 output data conversions in binary for-
mat when operating in unipolar mode and in two's
complement when operating in bipolar mode. Ta-
ble 3 shows the code mapping for both unipolar and
bipolar modes. VFS in the tables refers to the posi-
tive full-scale voltage range of the converter in the
specified gain range, and -VFS refers to the nega-
tive full-scale voltage range of the converter. The
total differential input range (between AIN+ and
AIN-) is from 0 to VFS in unipolar mode, and from
-VFS to VFS in bipolar mode.
CLOCK
SOURCE
CS5530
SDO
SDI
SCLK
CS
OSC2
SDO
SDI
SCLK
CS
OSC2
μC
Figure 12. Synchronizing Multiple ADCs
Table 3. Output Coding
Unipolar Input
Voltage
Offset
Binary
Bipolar Input
Voltage
Two's
Complement
>(VFS-1.5 LSB) FFFFFF >(VFS-1.5 LSB)
7FFFFF
VFS-1.5 LSB
FFFFFF
------
FFFFFE
VFS-1.5 LSB
7FFFFF
------
7FFFFE
VFS/2-0.5 LSB 800000
------
7FFFFF
-0.5 LSB
000000
------
FFFFFF
+0.5 LSB
000001
------
000000
-VFS+0.5 LSB
800001
------
800000
<(+0.5 LSB)
000000 <(-VFS+0.5 LSB)
800000
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC1443IS#TRPBF | IC COMP W/REF LOWPWR QUAD 16SOIC |
| XRD8785AID-F | IC ADC 8BIT PAR 15MSPS 24SOIC |
| LT1016CS8 | IC COMPARATOR 10NS HI-SPD 8-SOIC |
| ADCMP600BKSZ-R2 | IC COMP TTL/CMOS 1CHAN SC70-5 |
| LTC1443IDHD#PBF | IC COMP QD LP 1.182VREF 16-DFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS5530-ISZR | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC IC 24-Bit 1-ch Low Noise ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| CS5531 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:16 BIT AND 24 BIT ADCS WITH ULTRA LOW NOISE PGIA |
| CS5531_08 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:16-bit and 24-bit ADCs with Ultra-low-noise PGIA |
| CS5531-AS | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 2-Ch 16-Bit ADCs w/ Ultra Low Noise PGIA RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| CS5531-ASR | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC IC 16-Bit ADCs w/UltraLw Noise PGIA RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。