- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366891 > CR16HCT5 PDF資料下載
參數(shù)資料
| 型號(hào)： | CR16HCT5 |
| 文件頁(yè)數(shù)： | 112/157頁(yè) |
| 文件大小： | 1256K |
| 代理商： | CR16HCT5 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)當(dāng)前第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)
www.national.com
112
GM[28:15]
The following are the bits for the GMSKB regis-
ter.
5
4
GM[28:18]
RTR
0
r/w
GM[14:0]
The following are the bits for the GMSKX regis-
ter.
For all GMSKB and GMSKX register bits, the following ap-
plies:
— “0” is the incoming identifier bit must match the corre-
sponding bit in the message buffer identifier register.
— “1” accept “1” or “0” (“don’t care”) of the incoming ID bit
independent from the corresponding bit in the mes-
sage buffer ID registers. The corresponding ID bit in
the message buffer will be overwritten by the incoming
identifier bits.
When an extended frame is received from the CAN bus, all
Global Mask bits GM28 through GM0, IDE, RTR and XRTR
are used to mask the incoming message.
During the reception of standard frames only the Global
Mask bits GM28 to GM18, RTR and IDE are utilized.
Global Mask
GM[28:1
8]
standard frame
ID[10:0]
RTR
extended frame ID[28:18]
SRR IDE
20.9.11 Basic Mask Registers (BMSK — BMSKB and
BMSKX)
The two registers BMSKB and BMSKX allow to mask the
buffer 14, or “don’t care” the incoming extended/standard
identifier bits, RTR/XRTR and IDE. Throughout this docu-
ment, the two 16-bit registers BMSKB and BMSKX are refer-
enced to as a 32-bit register BMSK.
BM[28:15]
The following are the bits for the BMSKB regis-
ter.
BM[14:0]
The following are the bits for the BMSKX regis-
ter.
1
BM[14:0]
0
r/w
For all BMSKB and BMSKX register bits the following ap-
plies:
— “0” incoming identifier bit must match the correspond-
ing bit in the message buffer identifier register.
— “1” accept “1” or “0” (“don’t care”) of the incoming ID bit
independent from the corresponding bit in the mes-
sage buffer ID registers. The corresponding ID bit in
the message buffer will be overwritten by the incoming
identifier bits.
When an extended frame is received from the CAN bus all
Basic Mask bits BM28 through BM0, IDE, RTR and XRTR
are used to mask the incoming message.
During the reception of standard frames only the Basic Mask
bits BM28 to BM18, RTR and IDE are utilized.
Basic Mask
BM[28:1
8]
standard
frame
extended
frame
20.9.12 CAN Interrupt Enable Register (CIEN)
The CAN Interrupt Enable (CIEN) register enables the trans-
mit/receive interrupts of the message buffers 0 through 14 as
well as the CAN Error Interrupt.
15
14
EIEN
0
r/w
EIEN
Error Interrupt Enable. This bit allows the
CR16CAN to interrupt the CPU if any kind of
CAN receive/transmit errors are detected. This
means any error status change in the error
counter registers REC/TEC is able to generate
an error interrupt if EIEN is enabled.
“0”
The error interrupt is disabled and no error
interrupt will be generated.
“1”
The error interrupt is enabled and a
change in REC/TEC will cause an inter-
rupt to be generated.
Buffer Interrupt Enable. The IEN[14:0] allow
the user to enable/disable interrupt source for
each of the message buffers i.e., IEN14 config-
ures buffer14 and IEN0 configures buffer0.
“0”
buffer as interrupt source disabled
“1”
buffer as interrupt source enabled
IEN[14:0]
15
3
2
0
IDE
GM[17:15]
15
1
0
GM[14:0]
XRTR
0
r/w
RTR
a
a.
the RTR bit has a different position in standard and
extended frames
— for standard frames the GMSK_RTR bit is used to
mask this bit
— for extended frames the GMSK_XRTR bit is used to
mask this
bit
IDE
GM[17:0]
XRT
R
IDE
unused
ID[17:0]
RTR
15
5
4
3
2
0
BM[28:18]
RTR
0
r/w
IDE
BM[17:15]
15
0
XRTR
RTR
a
a. the RTR bit has a different position in standard and
extended frames
— for standard frames the BMSK_RTR bit is used to
mask this bit
— for extended frames the BMSK_XRTR bit is used to
mask this bit
IDE BM[17:0]
XRTR
ID[10:0]
RTR
IDE
unused
ID[28:18]
SRR
IDE
ID[17:0]
RTR
0
IEN[14:0]
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CR16HCT5VJE7Y | Microcontroller |
| CR16HCT5VJE8Y | Microcontroller |
| CR16HCT5VJE9Y | Microcontroller |
| CR16HCT9 | |
| CR16HCT9VJE7 | Microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CR16HCT5VJE7Y | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| CR16HCT5VJE8Y | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| CR16HCT5VJE9Y | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| CR16HCT5VJEXY | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:CR16MCT9/CR16MCT5/CR16HCT9/CR16HCT5 16-Bit Reprogrammable/ROM Microcontroller |
| CR16HCT9 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:CR16MCT9/CR16MCT5/CR16HCT9/CR16HCT5 16-Bit Reprogrammable/ROM Microcontroller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。