- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366631 > CA16B2Fnn CA16-Type 2.5 Gbits/s DWDM Transponder with 16-Channel 155 Mbits/s Multiplexer/Demultiplexer PDF資料下載
參數(shù)資料
| 型號： | CA16B2Fnn |
| 英文描述： | CA16-Type 2.5 Gbits/s DWDM Transponder with 16-Channel 155 Mbits/s Multiplexer/Demultiplexer |
| 中文描述： | CA16型2.5 Gb /秒的DWDM轉發(fā)器，16通道155 Mbits /秒復用器/解復用器 |
| 文件頁數(shù)： | 25/30頁 |
| 文件大小： | 464K |
| 代理商： | CA16B2FNN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁
25
Agere Systems Inc.
Advance Data Sheet
March 2001
CA16-Type 2.5 Gbits/s DWDM Transponder with
16-Channel 155 Mbits/s Multiplexer/Demultiplexer
Figure 12. Frame and Byte Detection
1-1024(F)
Figure 13. OOF Timing (FRAMEN = High)
RECOVERED
CLOCK
OOF
SERIAL
DATA
RXD[15:0]
ROCLK
A1
A1
A1
A2
A2
A2
A2
A2
A2
A1, A1
A1, A1
A1, A1
A2, A2
A2, A2
A2, A2
A2, A2
INVALID DATA
VALID DATA
FP
OOF
FP
SEARCH
BOUNDARY DETECTION ENABLED
Timing Characteristics
(continued)
Receiver Framing
Note: Future versions of the cooled transponder
will not support the frame-detect function.
Figure 12 shows a typical reframe sequence in which a
byte realignment is made. The frame and byte bound-
ary detection is enabled by the rising edge of OOF.
Both the frame and byte boundaries are recognized
upon receipt of the first A2 byte following three consec-
utive A1 bytes. The third A2 byte is the first data byte to
be reported with the correct byte alignment on the out-
going data bus (RxD[15:0]). Concurrently, the frame
pulse (FP) is set high for one POC
LK
cycle.
The frame and byte boundary detection block is acti-
vated by the rising edge of OOF and stays active until
the first FP pulse.
Figure 13 shows the frame and byte boundary detec-
tion activation by a rising edge of OOF and deactiva-
tion by the first FP pulse.
Figure 14 shows the frame and byte boundary detec-
tion by the activation of a rising edge of OOF and deac-
tivation by the FRAMEN input.
1-1023(F)r.3
相關PDF資料 |
PDF描述 |
|---|---|
| CA16C001 | DUAL BINARY TO 1 OF 4 DECODER/DEMULTIPLEXERS |
| CA16C001CN84 | 8-STAGE STATIC SHIFT REGISTERS |
| CA16C001-CN | DIFFERENTIAL 4 CHANNLE ANALOG MULTIPLEXER DEMULTIPLEXER |
| CA20C03A10EN | Low voltage CMOS single Schmitt inverter with 5 V tolerant input |
| CA20C03A-10CN | 5V range 8-bit MCU with 8 to 32K Flash, 10-bit ADC, 4 timers, SPI, SCI interface |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CA16C001 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Audio Processor |
| CA16C001-CN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Audio Processor |
| CA16C001CN84 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| CA-16HL-1C | 制造商:Circuit Assembly 功能描述:16 PIN BOX HDR,STD TAIL,15AU |
| CA-16HL-1F | 制造商:Circuit Assembly 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。