參數(shù)資料
型號: CA16B2Fnn
英文描述: CA16-Type 2.5 Gbits/s DWDM Transponder with 16-Channel 155 Mbits/s Multiplexer/Demultiplexer
中文描述: CA16型2.5 Gb /秒的DWDM轉(zhuǎn)發(fā)器,16通道155 Mbits /秒復用器/解復用器
文件頁數(shù): 22/30頁
文件大?。?/td> 464K
代理商: CA16B2FNN
22
Agere Systems Inc.
CA16-Type 2.5 Gbits/s DWDM Transponder with
16-Channel 155 Mbits/s Multiplexer/Demultiplexer
Advance Data Sheet
March 2001
Timing Characteristics
(continued)
PC
LK
-to-PIC
LK
Timing
After powerup or RESET, the LOCKDET signal will go
active, signifying that the PLL has locked to the clock
provided on the T
X
R
EF
C
LK
input. The FIFO is initialized
on the third PIC
LK
after LOCKDET goes active. The
PC
LK
-to-PIC
LK
delay (t
D
) can have any value before the
FIFO is initialized. The t
D
is fixed at the third PICLK
after LOCKDET goes active. Once the FIFO is initial-
ized, PC
LK
and PIC
LK
cannot drift more than 5.2 ns;
tCH cannot be more than 5.2 ns.
Figure 8. PC
LK
-to-PIC
LK
Timing
PCLK
PICLK
LOCKDET
ACTIVE
3RD
IS INITALIZED AT THE THIRD RISING EDGE OF
PICLK AFTER LOCKDET GOES ACTIVE.
PCLK-TO-PICLK DELAY IS FIXED AND FIFO
2ND
1ST
tCH
tCH
tD
tD
1-1123(F)
相關PDF資料
PDF描述
CA16C001 DUAL BINARY TO 1 OF 4 DECODER/DEMULTIPLEXERS
CA16C001CN84 8-STAGE STATIC SHIFT REGISTERS
CA16C001-CN DIFFERENTIAL 4 CHANNLE ANALOG MULTIPLEXER DEMULTIPLEXER
CA20C03A10EN Low voltage CMOS single Schmitt inverter with 5 V tolerant input
CA20C03A-10CN 5V range 8-bit MCU with 8 to 32K Flash, 10-bit ADC, 4 timers, SPI, SCI interface
相關代理商/技術參數(shù)
參數(shù)描述
CA16C001 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Audio Processor
CA16C001-CN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Audio Processor
CA16C001CN84 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC
CA-16HL-1C 制造商:Circuit Assembly 功能描述:16 PIN BOX HDR,STD TAIL,15AU
CA-16HL-1F 制造商:Circuit Assembly 功能描述: