- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄256309 > BX80532KC2600D (INTEL CORP) 32-BIT, 2600 MHz, MICROPROCESSOR PDF資料下載
參數(shù)資料
| 型號(hào)： | BX80532KC2600D |
| 廠商： | INTEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 2600 MHz, MICROPROCESSOR |
| 文件頁(yè)數(shù)： | 24/129頁(yè) |
| 文件大?。?/td> | 1640K |
| 代理商： | BX80532KC2600D |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)當(dāng)前第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)
Intel Xeon Processor with 512 KB L2 Cache
12
Datasheet
The Intel Xeon processor with 512 KB L2 cache uses a scalable front side bus protocol referred to
as the “front side bus” in this document. The processor front side bus utilizes a split-transaction,
deferred reply protocol similar to that introduced by the Pentium Pro processor front side bus, but
is not compatible with the Pentium Pro processor front side bus. The Intel Xeon processor with
512 KB L2 cache front side bus is compatible with the Intel Xeon processor front side bus. The
front side bus uses Source-Synchronous Transfer (SST) of address and data to improve
performance, and transfers data four times per bus clock (4X data transfer rate). Along with the 4X
data bus, the address bus can deliver addresses two times per bus clock and is referred to as a
‘double-clocked’ or 2X address bus. In addition, the Request Phase completes in one clock cycle.
Working together, the 4X data bus and 2X address bus provide a data bus bandwidth of up to 3.2
Gigabytes per second. Finally, the front side bus also introduces transactions that are used to
deliver interrupts.
Signals on the front side bus use Assisted GTL+ (AGTL+) level voltages which are fully described
in the appropriate platform design guide (refer to Section 1.3).
1.1
Terminology
A ‘#’ symbol after a signal name refers to an active low signal, indicating a signal is in the asserted
state when driven to a low level. For example, when RESET# is low, a reset has been requested.
Conversely, when NMI is high, a nonmaskable interrupt has occurred. In the case of signals where
the name does not imply an active state but describes part of a binary sequence (such as address or
data), the ‘#’ symbol implies that the signal is inverted. For example, D[3:0] = ‘HLHL’ refers to a
hex ‘A’, and D[3:0]# = ‘LHLH’ also refers to a hex ‘A’ (H= High logic level, L= Low logic level).
“Front Side Bus (FSB)” refers to the electrical interface that connects the processor to the chipset.
Also referred to as the processor system bus or the system bus. All memory and I/O transactions as
well as interrupt messages pass between the processor and chipset over the FSB.
1.1.1
Processor Packaging Terminology
Commonly used terms are explained here for clarification:
603-pin socket - The connector which mates the Intel Xeon processor with 512 KB L2
cache to the baseboard. The 603-pin socket is a surface mount technology (SMT), zero
insertion force (ZIF) socket utilizing solder ball attachment to the platform. See the 603-Pin
Socket Design Guidelines for details regarding this socket.
Central Agent - The central agent is the host bridge to the processor and is typically known as
the chipset.
Flip Chip Ball Grid Array (FCBGA) - Microprocessor packaging using “flip chip” design,
where the processor is attached to the substrate face-down for better signal integrity, more
efficient heat removal and lower inductance.
Front Side Bus - Front Side Bus (FSB) is the electrical interface that connects the processor to
the chipset. Also referred to as the processor system bus or the system bus. All memory and
I/O transactions as well as interrupt messages pass between the processor and chipset over the
FSB.
Intel Xeon processor with 512 KB L2 cache - The entire processor in its INT-mPGA
package, including processor core in its FC-BGA package, integrated heat spreader (IHS), and
interposer.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BU-61582D0-290Z | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70 |
| BU-61582D1-100K | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70 |
| BU-61582D1-100Z | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70 |
| BU-61582D1-291W | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70 |
| BU-61582D1-391Y | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BX80532KC2600DU | 制造商:Intel 功能描述:MPU XEON PROCESSOR NETBURST 64-BIT 0.13UM 2.6GHZ - Boxed Product (Development Kits) |
| BX80532KC2800DU | 制造商:Intel 功能描述:MPU XEON PROCESSOR NETBURST 64-BIT 0.13UM 2.8GHZ - Boxed Product (Development Kits) |
| BX80532KC2800F | 制造商:Intel 功能描述:MPU XEON PROCESSOR NETBURST 64-BIT 0.13UM 2.8GHZ - Boxed Product (Development Kits) |
| BX80532KC3000D | 制造商:Intel 功能描述:MPU XEON PROCESSOR NETBURST 64-BIT 0.13UM 3GHZ - Boxed Product (Development Kits) |
| BX80532KC3000H | 制造商:Intel 功能描述:MPU XEON NETBURST 64-BIT 0.13UM 3GHZ - Boxed Product (Development Kits) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。